Abstract
Two main sources for power dissipation in parallel buses are data transitions on each wire and coupling between adjacent wires. There are many techniques for reducing the transition and coupling powers. These methods utilize extra control bits to manage the behavior of data transitions on parallel bus. In this paper, we propose a new coding scheme which tries to reduce power dissipation of control bits. The proposed method employs partitioned Bus Invert and Odd Even Bus Invert coding techniques. This method benefits from Particle Swarm Optimization (PSO) algorithm to efficiently partition the bus. In order to reduce transition and coupling power of control bits, it finds partitions with similar transition behaviors and groups them together. One extra control bit is added to each group of partitions. By properly managing transitions on control bits of each partition and that of each group, it reduces total power consumption, including coupling power. It also locates control bits of each partition such that total power consumption is minimized. We evaluate our method on both data and address buses. Experimental results show 40% power saving in coded data compared to original data. We also show the prominence of the proposed coding scheme over other techniques.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Banerjee, K.: Trends for ULSI Interconnections and Their Implications for Thermal, Reliability and Performance Issues. In: Proceedings of the Seventh International Dielectrics and Conductors for ULSI Multilevel Interconnection Conference, pp. 38–50 (2001)
Ghoneima, M., Ismail, Y.: Low power coupling-based encoding for on-chip buses. In: Proceedings of International Symposium on Circuits and Systems, pp. 325–333 (2004)
Kim, K.W., Back, K.H., Shanbhag, K.H., Liu, C.L., Kang, S.M.: Coupling-driven signal encoding scheme for low-power interface design. In: Proceedings of the International Conference on Computer-Aided Design, pp. 318–321 (2000)
Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: A coding framework for low-power address and data busses. IEEE Transaction on VLSI System 7, 21–221 (1999)
Shin, Y., Chae, S.I., Choi, K.: Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems. IEEE Transaction on Very Large Scale Integration Systems 9, 377–383 (2001)
Sundaresan, K., Mahapatra, N.R.: Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses. In: Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture (HPCA-11), San Francisco, pp. 51–60 (2005)
Zhang, Y., Yang, J., Gupta, R.: Frequent value locality an value-centric data cache design. In: Proceedings of Architectural support for programming languages and operating systems, pp. 150–159 (2000)
Jayaprakash, S., Mahapatra, N.R.: Partitioned Hybrid Encoding to Minimize On-Chip Energy Dissipation of Wide Microprocessor Buses. In: Proceeding of the VLSI Design (VLSID 2007), pp. 127–134 (2007)
Kennedy, J., Eberhart, R.: Particle swarm optimization. In: Proceedings IEEE Intl. Conf. Neural Networks, pp. 1942–1948 (1995)
Goudarzi, M., Hessabi, S.: The ODYSSEY Tool-Set for System-Level Synthesis of Object-Oriented Models. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005. LNCS, vol. 3553, pp. 394–403. Springer, Heidelberg (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kamal, M., Koohi, S., Hessabi, S. (2008). A Novel Partitioned Encoding Scheme for Reducing Total Power Consumption of Parallel Bus. In: Sarbazi-Azad, H., Parhami, B., Miremadi, SG., Hessabi, S. (eds) Advances in Computer Science and Engineering. CSICC 2008. Communications in Computer and Information Science, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_11
Download citation
DOI: https://doi.org/10.1007/978-3-540-89985-3_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-89984-6
Online ISBN: 978-3-540-89985-3
eBook Packages: Computer ScienceComputer Science (R0)