

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Alfred Kobsa

University of California, Irvine, CA, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Lars Svensson José Monteiro (Eds.)

Integrated Circuit and System Design

Power and Timing Modeling,
Optimization and Simulation

18th International Workshop, PATMOS 2008
Lisbon, Portugal, September 10-12, 2008
Revised Selected Papers



Springer

Volume Editors

Lars Svensson
Chalmers University of Technology
412 96 Göteborg, Sweden
E-mail: lars.svensson@chalmers.se

José Monteiro
INESC-ID/IST, TU Lisbon
1000-029 Lisbon, Portugal
E-mail: jcm@inesc-id.pt

Library of Congress Control Number: 2009920524

CR Subject Classification (1998): B.7, B.8, C.1, C.4, B.2, B.6, J.6

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN	0302-9743
ISBN-10	3-540-95947-5 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-95947-2 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

springer.com

© Springer-Verlag Berlin Heidelberg 2009
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12609772 06/3180 5 4 3 2 1 0

Preface

Welcome to the proceedings of PATMOS 2008, the 18th in a series of international workshops. PATMOS 2008 was organized by INESC-ID / IST - TU Lisbon, Portugal, with sponsorship by Cadence, IBM, Chipidea, and Tecmic, and technical co-sponsorship by the IEEE.

Over the years, PATMOS has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of the upcoming generations of integrated circuits and systems. The technical program of PATMOS 2008 contained state-of-the-art technical contributions, three invited talks, and a special session on reconfigurable architectures. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era.

The Technical Program Committee, with the assistance of additional expert reviewers, selected the 41 papers presented at PATMOS. The papers were organized into 7 oral sessions (with a total of 31 papers) and 2 poster sessions (with a total of 10 papers). As is customary for the PATMOS workshops, full papers were required for review, and a minimum of three reviews were received per manuscript.

Beyond the presentations of the papers, the PATMOS technical program was enriched by a series of speeches offered by world-class experts, on important emerging research issues of industrial relevance. Ted Vucurevich of Cadence spoke about “Power and Profit: Engineering in the Envelope;” Sani Nassif of IBM spoke about “Model to Hardware Matching for nm Scale Technologies;” and Floriberto Lima of Chipidea - MIPS spoke about “Integration of Power Management Units onto the SoC.”

We would like to thank our colleagues who voluntarily worked to make this edition of PATMOS possible: the expert reviewers, The members of the Technical Program and Steering Committees, and the invited speakers; and last but not least the local personnel who offered their skill, time, and extensive knowledge to make PATMOS 2008 a memorable event.

September 2008

Lars Svensson
José Monteiro

Organization

Organizing Committee

José Monteiro	INESC-ID / TU Lisbon (General Chair)
João Cardoso	INESC-ID / TU Lisbon
Paulo Flores	INESC-ID / TU Lisbon
Ricardo Reis	UFRGS
Marcelino Santos	INESC-ID / TU Lisbon
Luis Guerra e Silva	INESC-ID / TU Lisbon
L. Miguel Silveira	INESC-ID / TU Lisbon
Lars Svensson	Chalmers University (Technical Program Chair)

PATMOS Technical Program Committee

Atila Alvandpour	Linköping University, Sweden
David Atienza	EPFL, Switzerland
Nadine Azemard	University of Montpellier, France
Peter Beeren	USC, USA
Davide Bertozzi	University of Ferrara, Italy
Naehyuck Chang	Seoul University, Korea
Jorge Juan Chico	University of Seville, Spain
Joan Figueras	University of Catalonia, Spain
Eby Friedman	University of Rochester, USA
Costas Goutis	University of Patras, Greece
Eckhard Grass	IHP, Germany
José Luís Güntzel	University of Fed. Santa Catarina, Brazil
Oscar Gustafsson	Linköping University, Sweden
Shiyan Hu	Michigan Technical University, USA
Nathalie Julien	University of Bretagne-Sud, France
Konstanina Karagianni	University of Patras, Greece
Philippe Maurine	University of Montpellier, France
Vasily Moshnyaga	University of Fukuoka, Japan
Wolfgang Nebel	University of Oldenburg, Germany
Dimitris Nikolos	University of Patras, Greece
Antonio Nunez	University of Las Palmas de Gran Canaria, Spain
Vojin Oklobdzija	University Texas at Dallas, USA
Vassilis Paliouras	University of Patras, Greece
Davide Pandini	ST Microelectronics, Italy
Antonis Papanikolaou	IMEC, Belgium

VIII Organization

Hans-Jörg Pfeiderer	University of Ulm, Germany
Joel Phillips	Cadence Research Labs, USA
Christian Piguet	CSEM, Switzerland
Massimo Poncino	Politecnico Torino, Italy
Ricardo Reis	University of Porto Alegre, Brazil
Michel Robert	University of Montpellier, France
Josep Rosselló	University of Illes Balears, Spain
Lou Scheffer	Cadence Design Systems, USA
Donatella Sciuto	Politecnico Milano, Italy
Dimitrios Soudris	University Thrace, Greece
Anne-Marie Trullemans	U.C. Louvain, Belgium
Robin Wilson	ST Microelectronics, France

PATMOS Steering Committee

A.J. Acosta	University of Seville
N. Azemard	University Montpellier
J. Figueras	University of P. Catalunya
R. Hartenstein	TU Kaiserslautern
J. Juan	University of Seville
E. Macii	Politecnico di Torino
P. Maurine	University of Montpellier
J. Monteiro	INESC-ID / TU Lisbon
W. Nebel	OFFIS
V. Paliouras	University of Patras
C. Piguet	CSEM
D. Soudris	University of Thrace
L. Svensson	Chalmers University
A-M. Trullemans	U.C. Louvain
D. Verkest	IMEC
R. Zafalon	ST Microelectronics

PATMOS Executive Steering Committee

Vasilis Paliouras	University of Patras, Greece (President)
Nadine Azémard	LIRMM - University of Montpellier, France
Lars Svensson	Chalmers University, Sweden

Table of Contents

Session 1: Low-Leakage and Subthreshold Circuits

Subthreshold FIR Filter Architecture for Ultra Low Power Applications.....	1
<i>Biswajit Mishra and Bashir M. Al-Hashimi</i>	
Reverse Vgs Static CMOS (RVGS-SCMOS); A New Technique for Dynamically Compensating the Process Variations in Sub-threshold Designs	11
<i>Bahman Kheradmand Boroujeni, Christian Piguet, and Yusuf Leblebici</i>	
Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits	21
<i>Armin Tajalli, Massimo Alioto, Elizabeth J. Brauer, and Yusuf Leblebici</i>	
Design and Evaluation of Mixed 3T-4T FinFET Stacks for Leakage Reduction.....	31
<i>Matteo Agostinelli, Massimo Alioto, David Esseni, and Luca Selmi</i>	

Session 2: Low-Power Methods and Models

Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating	42
<i>Ashoka Sathanur, Luca Benini, Alberto Macii, Enrico Macii, and Massimo Poncino</i>	
Intelligate: Scalable Dynamic Invariant Learning for Power Reduction.....	52
<i>Roni Wiener, Gila Kamhi, and Moshe Y. Vardi</i>	
Analysis of Effects of Input Arrival Time Variations on On-Chip Bus Power Consumption	62
<i>Masanori Muroyama, Tohru Ishihara, and Hiroto Yasuura</i>	
Power-Aware Design via Micro-architectural Link to Implementation ...	72
<i>Yoni Aizik, Gila Kamhi, Yael Zbar, Hadas Ronen, and Muhammad Abozaed</i>	
Untraditional Approach to Computer Energy Reduction	82
<i>Vasily G. Moshnyaga</i>	

Session 3: Arithmetic and Memories

Mixed Radix-2 and High-Radix RNS Bases for Low-Power Multiplication	93
<i>Ioannis Kouretas and Vassilis Paliouras</i>	
Power Optimization of Parallel Multipliers in Systems with Variable Word-Length	103
<i>Saeed Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Lars Lundheim, and Asghar Havashki</i>	
A Design Space Comparison of 6T and 8T SRAM Core-Cells	116
<i>Florian Bauer, Georg Georgakos, and Doris Schmitt-Landsiedel</i>	
Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization	126
<i>Yan Li, Helmut Schneider, Florian Schnabel, Roland Thewes, and Doris Schmitt-Landsiedel</i>	

Session 4: Variability and Statistical Timing

Understanding the Effect of Intradie Random Process Variations in Nanometer Domino Logic	136
<i>Massimo Alioto, Gaetano Palumbo, and Melita Pennisi</i>	
A Study on CMOS Time Uncertainty with Technology Scaling	146
<i>Monica Figueiredo and Rui L. Aguiar</i>	
Static Timing Model Extraction for Combinational Circuits	156
<i>Bing Li, Christoph Knoth, Walter Schneider, Manuel Schmidt, and Ulf Schlichtmann</i>	
A New Bounding Technique for Handling Arbitrary Correlations in Path-Based SSTA	167
<i>Walter Schneider, Manuel Schmidt, Bing Li, and Ulf Schlichtmann</i>	
Statistical Modeling and Analysis of Static Leakage and Dynamic Switching Power	178
<i>Howard Chen, Scott Neely, Jinjun Xiong, Vladimir Zolotov, and Chandu Visweswariah</i>	

Session 5: Synchronization and Interconnect

Logic Synthesis of Handshake Components Using Structural Clustering Techniques	188
<i>Francisco Fernández-Nogueira and Josep Carmona</i>	
Fast Universal Synchronizers	199
<i>Rostislav (Reuven) Dobkin and Ran Ginosar</i>	

A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router	209
<i>Tsung-Yi Ho</i>	
PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels	219
<i>Alberto García-Ortiz, Leandro S. Indrusiak, Tudor Murgan, and Manfred Glesner</i>	

Session 6: Power Supplies and Switching Noise

Near-Field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits	229
<i>Thomas Ordas, Mathieu Lisart, Etienne Sicard, Philippe Maurine, and Lionel Torres</i>	
A Comparison between Two Logic Synthesis Forms from Digital Switching Noise Viewpoint	237
<i>Giorgio Boselli, Valentina Ciriani, Valentino Liberali, and Gabriella Trucco</i>	
Generating Worst-Case Stimuli for Accurate Power Grid Analysis	247
<i>Pedro Marques Morgado, Paulo F. Flores, José C. Monteiro, and L. Miguel Silveira</i>	
Monolithic Multi-mode DC-DC Converter with Gate Voltage Optimization	258
<i>Nuno Dias, Marcelino Santos, Floriberto Lima, Beatriz Borges, and Júlio Paisana</i>	

Session 7: Low-Power Circuits; Reconfigurable Architectures

Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements	268
<i>Christophe Giacomotto, Mandeep Singh, Milena Vratonjic, and Vojin G. Oklobdzija</i>	
A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation	277
<i>Fabio Frustaci, Pasquale Corsonello, Stefania Perri, and Giuseppe Cocorullo</i>	
Energy Efficient Elliptic Curve Processor	287
<i>Maurice Keller and William Marnane</i>	

Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing	297
<i>Marco Lanuzza, Stefania Perri, Pasquale Corsonello, and Martin Margala</i>	

Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures	307
<i>Dmitrij Kissler, Andreas Strawetz, Frank Hannig, and Jürgen Teich</i>	

Poster Session 1: Circuits and Methods

Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers	318
<i>Andrea Pugliese, Francesco A. Amoroso, Gregorio Cappuccino, and Giuseppe Cocorullo</i>	

Ultra Low Voltage High Speed Differential CMOS Inverter	328
<i>Omid Mirmotahari and Yngvar Berg</i>	

Differential Capacitance Analysis	338
<i>Marco Bucci, Raimondo Luzzi, Giuseppe Scotti, Andrea Simonetti, and Alessandro Trifiletti</i>	

Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey	348
<i>Martin Simlastik and Viera Stopjakova</i>	

Novel Cross-Transition Elimination Technique Improving Delay and Power Consumption for On-Chip Buses	359
<i>Antoine Courtaý, Johann Laurent, Olivier Sentieys, and Nathalie Julien</i>	

Poster Session 2: Power and Delay Modeling

Analytical High-Level Power Model for LUT-Based Components	369
<i>Ruzica Jevtic and Carlos Carreras</i>	

A Formal Approach for Estimating Embedded System Execution Time and Energy Consumption	379
<i>Gustavo Callou, Paulo Maciel, Ermeson Carneiro, Bruno Nogueira, Eduardo Tavares, and Meuse Oliveira Jr.</i>	

Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates	389
<i>Alejandro Millan, Jorge Juan, Manuel J. Bellido, David Guerrero, Paulino Ruiz-de-Clavijo, and Julian Viejo</i>	

Disjoint Region Partitioning for Probabilistic Switching Activity Estimation at Register Transfer Level	399
<i>Felipe Machado, Teresa Riesgo, and Yago Torroja</i>	

Data Dependence of Delay Distribution for a Planar Bus	409
<i>Francesc Moll, Joan Figueras, and Antonio Rubio</i>	

Special Session: Power Optimizations Addressing Reconfigurable Architectures

Towards Novel Approaches in Design Automation for FPGA Power Optimization	419
<i>Juanjo Noguera, Robert Esser, Katarina Paulsson, Michael Hübner, and Jürgen Becker</i>	

Smart Enumeration: A Systematic Approach to Exhaustive Search	429
<i>Tim Todman, Haohuan Fu, Brittle Tsoi, Oskar Mencer, and Wayne Luk</i>	

An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs	439
<i>Kostas Siozios and Dimitrios Soudris</i>	

Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor	449
<i>Mladen Berekovic, Frank Bouwens, Tom Vander Aa, and Diederik Verkest</i>	

Keynotes (Abstracts)

Integration of Power Management Units onto the SoC	458
<i>Floriberto Lima</i>	

Model to Hardware Matching for nm Scale Technologies	459
<i>Sani Nassif</i>	

Power and Profit: Engineering in the Envelope	460
<i>Ted Vucurevic</i>	

Author Index	461
---------------------------	-----