Abstract
State-of-the-art behavioral synthesis tools barely have high-level transformations in order to achieve highly parallelized implementations. If any, they apply loop unrolling to obtain a higher throughput. In this paper, we employ the PARO behavioral synthesis tool which has the unique ability to perform both loop unrolling or loop partitioning. Loop unrolling replicates the loop kernel and exposes the parallelism for hardware implementation, whereas partitioning tiles the loop program onto a regular array consisting of tightly coupled processing elements. The usage of the same design tool for both the variants enables for the first time, a quantitative evaluation of the two approaches for reconfigurable architectures with help of computationally intensive algorithms selected from different benchmarks. Superlinear speedups in terms of throughput are accomplished for the processor array approach. In addition, area and power cost are reduced.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cardoso, J.M.P., Diniz, P.C.: Modeling Loop Unrolling: Approaches and Open Issues. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 224–233. Springer, Heidelberg (2004)
Lengauer, C.: Loop Parallelization in the Polytope Model. In: Best, E. (ed.) CONCUR 1993. LNCS, vol. 715, pp. 398–416. Springer, Heidelberg (1993)
Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Inc., Reading (1996)
Mentor Graphics Corp., http://www.mentor.com
Forte Design Systems, http://www.forteds.com
Synfora, Inc., http://www.synfora.com
Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations. In: Proceedings of the International Conference on VLSI Design, pp. 461–466 (January 2003)
Guillou, A., Quinton, P., Risset, T.: Hardware Synthesis for Multi-Dimensional Time. In: Proceedings of IEEE 14th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Los Alamitos, CA, USA, pp. 40–50 (2003)
Zissulescu, C., Kienhuis, B., Deprettere, E.: Expression Synthesis in Process Networks generated by LAURA. In: Proceedings IEEE 16th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Island of Samos, Greece, pp. 15–21 (July 2005)
Kurra, S., Singh, N.K., Panda, P.R.: The Impact of Loop Unrolling on Controller Delay in High Level Synthesis. In: Proceedings of Design, Automation and Test in Europe (DATE), Nice, France, pp. 391–396 (April 2007)
Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943, pp. 287–293. Springer, Heidelberg (2008)
Hannig, F., Teich, J.: Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals. In: Proceedings of the 15th IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Galveston, TX, USA, pp. 17–27 (September 2004)
Thiele, L., Roychowdhury, V.: Systematic Design of Local Processor Arrays for Numerical Algorithms. In: Deprettere, E., van der Veen, A. (eds.) Algorithms and Parallel VLSI Architectures, Tutorials, Amsterdam, vol. A, pp. 329–339 (1991)
Xue, J.: Unimodular Transformations of Non-Perfectly Nested Loops. Parallel Computing 22(12), 1621–1645 (1997)
Muchnick, S.: Advanced Compiler Design and Implementation. Morgan Kaufmann, San Francisco (1997)
Dutta, H., Hannig, F., Teich, J.: Hierarchical Partitioning for Piecewise Linear Algorithms. In: Proceedings of the 5th International Conference on Parallel Computing in Electrical Engineering (PARELEC), Bialystok, Poland, pp. 153–160 (September 2006)
Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A Highly Parameterizable Parallel Processor Array Architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), Bangkok, Thailand, pp. 105–112 (December 2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hannig, F., Dutta, H., Teich, J. (2009). Parallelization Approaches for Hardware Accelerators – Loop Unrolling Versus Loop Partitioning. In: Berekovic, M., Müller-Schloer, C., Hochberger, C., Wong, S. (eds) Architecture of Computing Systems – ARCS 2009. ARCS 2009. Lecture Notes in Computer Science, vol 5455. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00454-4_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-00454-4_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00453-7
Online ISBN: 978-3-642-00454-4
eBook Packages: Computer ScienceComputer Science (R0)