Abstract
This paper presents the very first implementation of a HyperTransport 3 physical layer interface for Field Programmable Gate Arrays. HyperTransport is a low latency, high bandwidth point-to-point interconnect technology that can be used to directly connect hardware accelerators to AMD’s Opteron CPUs. Providing support for HyperTransport 3 on FPGAs is highly relevant for increasing the performance of accelerators based on reconfigurable logic. This paper shows the challenges of such an implementation and novel ideas to solve them successfully. A new architecture is presented that uses Fast Serializer Logic to keep up with the increasing speeds of current host interface protocols. A solid evaluation is provided using a specially developed FPGA board as a verification platform.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Anderson, D., Trodden, J.: HyperTransport System Architecture. Addison-Wesley, Reading (2003)
Hypertransport Consortium, The Future of High-Performance Computing: Direct Low Latency CPU-to-Subsystem Interconnect (2008), http://www.hypertransport.org
Keltcher, C.N., McGrath, K.J., Ahmed, A., Conway, P.: The AMD Opteron proc¬essor for multiprocessor servers. IEEE Micro. 23(2), 66–67 (2003)
Hypertransport Consortium. HyperTransportTM I/O Link Specification Revision 3.10 (2008), http://www.hypertransport.org
HyperTransport Consortium. HTX3TM Specification for HyperTransportTM 3.0 Daughtercards and ATX/EATX Motherboards (2008), http://www.hypertransport.org
Conway, P., Hughes, B.: The AMD Opteron Northbridge Architecture. IEEE Micro. 27(2), 10–21 (2007)
Gothandaraman, A., Peterson, G.D., Warren, G.L., Hinde, R.J., Harrison, R.J.: FPGA acceleration of a quantum Monte Carlo application. Parallel Computing 34, 4–5 (2008)
Zhuo, L., Prasanna, V.K.: High Performance Linear Algebra Operations on Reconfigurable Systems. In: Proceedings of the 2005 ACM/IEEE Conference on Supercomputing (2005)
Litz, H., Froening, H., Nuessle, M., Bruening, U.: VELO: A Novel Com¬munication Engine for Ultra-low Latency Message Transfers. In: 37th International Conference on Parallel Processing (ICPP 2008), Portland, Oregon, USA, September 08 - 12 (2008)
El-Ghazawi, T., Carlson, W., Sterling, T., Yelick, K.: UPC: Distributed Sharend Memory Programming. Wiley Series on Parallel and Distributed Computing. John Wiley and Sons, Inc., Hoboken (2005)
Slogsnat, D., Giese, A., Nuessle, M., Bruening, U.: An Open-Source HyperTransport Core. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 1(3), 1–21 (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Litz, H., Froening, H., Bruening, U. (2009). A HyperTransport 3 Physical Layer Interface for FPGAs. In: Becker, J., Woods, R., Athanas, P., Morgan, F. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2009. Lecture Notes in Computer Science, vol 5453. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00641-8_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-00641-8_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00640-1
Online ISBN: 978-3-642-00641-8
eBook Packages: Computer ScienceComputer Science (R0)