Skip to main content
Springer Nature Link
Log in

Parametric Design for Reconfigurable Software-Defined Radio

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2009)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5453))

Included in the following conference series:

Abstract

Run-time reconfigurable FPGAs are powerful platforms for realising software-defined radio systems. This paper introduces a parametric approach to designing such systems based on application and device parameters. We analyse the potential for reconfiguration in several software-defined radio components and demonstrate how the degree of parallelism in a reconfigurable module influences reconfiguration time and performance. In a case study with a reconfigurable FIR filter, our method increases the performance by a factor of 2.4.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002)

    Article  Google Scholar 

  2. Cummings, M., Haruyama, S.: FPGA in the software radio. Communications Magazine 37(2), 108–112 (1999)

    Article  Google Scholar 

  3. Uhm, M.: Software-defined radio: The new architectural paradigm. Xilinx DSP Magazin, 40–42 (October 2005)

    Google Scholar 

  4. Mitola, J.: The software radio architecture. Communications Magazine 33(5), 26–38 (1995)

    Article  Google Scholar 

  5. Tuttlebee, W.: Software Defined Radio: Enabling Technologies. Wiley, Chichester (2002)

    Book  Google Scholar 

  6. Keller, E.: Dynamic circuit specialization of a CORDIC processor. In: Reconfigurable Technology: FPGAs for Computing and Applications II. SPIE. The International Society for Optical Engineering, vol. 4212, pp. 134–141 (2000)

    Google Scholar 

  7. Tessier, R., Swaminathan, S., Ramaswamy, R., Goeckel, D., Burleson, W.: A reconfigurable, power-efficient adaptive Viterbi decoder. IEEE Transactions on VLSI Systems 13(4), 484–488 (2005)

    Article  Google Scholar 

  8. Xilinx Inc. Virtex-5 Family Platfrom Overview LX and LXT Platforms v2.2 (January 2007)

    Google Scholar 

  9. Seng, S., Luk, W., Cheung, P.Y.K.: Run-time adaptive flexible instruction processors. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 545–555. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  10. Wirthlin, M., Hutchings, B.: Improving functional density using run-time circuit reconfiguration. IEEE Transactions on VLSI Systems 6(2), 247–256 (1998)

    Article  Google Scholar 

  11. Xilinx Inc. Xilinx Logic Core: OPB HWICAP v1.3 (March 2004)

    Google Scholar 

  12. Claus, C., Zhang, B., Stechele, W., Braun, L., Hübner, M., Becker, J.: A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: Field Programmable Logic and Applications, pp. 535–538. IEEE, Los Alamitos (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computing, Imperial College, London, UK

    Tobias Becker & Wayne Luk

  2. Department of Electrical and Electronic Engineering, Imperial College, London, UK

    Peter Y. K. Cheung

Authors
  1. Tobias Becker
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wayne Luk
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Peter Y. K. Cheung
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Technik der Informationsverarbeitung (ITIV), Universität Karlsruhe (TH), 76128, Karlsruhe, Germany

    Jürgen Becker

  2. ECIT Institute, Queen’s University Belfast, Queen’s Road, Queen’s Island, BT3 9DT, Belfast, UK

    Roger Woods

  3. Bradley Department of Electrical and Electronic Engineering, Virginia Tech, 302 Whittemore (0111), 24061, Blacksburg, VA, USA

    Peter Athanas

  4. Department of Electronic Engineering, National University of Ireland, Galway, Ireland

    Fearghal Morgan

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Becker, T., Luk, W., Cheung, P.Y.K. (2009). Parametric Design for Reconfigurable Software-Defined Radio. In: Becker, J., Woods, R., Athanas, P., Morgan, F. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2009. Lecture Notes in Computer Science, vol 5453. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00641-8_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-00641-8_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-00640-1

  • Online ISBN: 978-3-642-00641-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics