Abstract
We present a compact SHA-256 hardware architecture suitable for the Trusted Mobile Platform (TMP), which requires low-area and low-power characteristics. The built-in hardware engine to compute a hash algorithm in TMP is one of the most important circuit blocks and contributes the performance of the whole platform because it is used as key primitives supporting platform integrity and command authentication. Unlike personal computers, mobile platform have very stringent limitations with respect to available power, physical circuit area, and cost. Therefore, special architecture and design methods for a compact hash hardware module are required. Our SHA-256 hardware can compute 512-bit data block using 8,588 gates on a 0.25μm CMOS process. The highest operation frequency and throughput of the proposed architecture are 136MHz and 142Mbps, which satisfies processing requirement for the mobile application.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Trusted Mobile Platform NTT DoCoMo, IBM, Intel, Trusted Mobile Platform: Hardware Architecture Description Rev1.0, Trusted Computing Group (2004)
Trusted Computing Group, Trusted Module Library: Commands and Structures, Specification version 0.7, Level 1 Revision 030 (November 28, 2007)
Ravi, S., Raghunathan, A., Porlapally, N.: Securing wireless data: system archi-tecture challenges. In: Proccedings of the 15th International Symposium on System Synthesis, pp. 195–200 (2002)
MPC860 Product Summary, http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC860
ARM7 Product Summary, http://www.arm.com/products/CPUs/families/ARM7family.html
Raghunathan, A., Ravi, S., Hattangady, S., Quisquater, J.: Securing Mobile Appliances: New Challenges for the System Designer. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE 2003) (2003)
SHA-2 Standard, NIST. Secure Hash Standard, FIPS PUB 180-2 (2002), www.itl.nist.gov/fipspubs/fip180-2.htm
Ting, K.K., Yuen, S.C.L., Lee, K.-H., Leong, P.H.W.: An FPGA based SHA-256 processor. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 577–585. Springer, Heidelberg (2002)
Sklavos, N., et al.: On the Hardware Implementations of the SHA-2 (256, 384, 512) Hash Functions. In: Proc. ISCAS 2003, May 2003, vol. V, pp. 153–156 (2003)
Grembowski, T., Lien, R., Gaj, K., Nguyen, N., Bellows, P., Flidr, J., Lehman, T., Schott, B.: Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512. In: Chan, A.H., Gligor, V.D. (eds.) ISC 2002. LNCS, vol. 2433, pp. 75–89. Springer, Heidelberg (2002)
Kang, Y.K., et al.: An Efficient Implementation of Hash Function Processor for IPsec. In: Proc. 3rd Asia-Pacific Conference on ASICs, pp. 93–96 (August 2002)
Dominikus, S.: A Hardware Implementation of MD4-Family Hash Algorithms. In: Proc. ICECS 2002, vol. III, pp. 1143–1146 (September 2002)
Diez, M.J., et al.: Hash algorithm for cryptographic protocols: FPGA implementation. In: Proc. TELFOR 2002, Belgrade, pp. 26–28 (November 2002)
Helion IP Core Products, Helion Technology, http://www.heliontech.com/core.htm/
Satoh, A., Inoue, T.: ASIC-Hardware-Focused Comparison for Hash Functions MD5, RIPEMD-160, and SHS. In: Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC 2005), pp. 532–537 (2005)
McEvoy, R.P., Crowe, F.M., Murphy, C.C., Marnane, W.P.: Optimisation of the SHA-2 family of hash functions on FPGAs. In: Proceedings of the 2006 Emerging VLSI Technologies and Architectures (ISVLSI 2006) (2006)
Chaves, R., Kuzmanov, G., Sousa, L., Vassiliadis, S.: Improving SHA-2 hardware implementations. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 298–310. Springer, Heidelberg (2006)
Glabb, R., et al.: Multi-mode Operator for SHA-2 Hash Functions. Journal of Systems Architecture: the EUROMICRO Journal 53(2-3), 127–138 (2007)
Zeghid, M., et al.: A Reconfigurable Implementation of the New Secure Hash Algorithm. In: Second International Conference on Availability, Reliability and Security (ARES 2007), pp. 281–285 (2007)
Sklavos, N., Koufopavlou, O.: Implementation of the SHA-2 hash family standard using FPGAs. The Journal of Supercomputing 31(3), 227–248 (2005)
CAST Encryption Core Products, CAST Inc., www.cast-inc.com
SB-SHA2-P2 SHA2 Hardware IP core, Certicom, www.certicom.com
ETSI TS 102.221: UICC-Terminal Interface; Physical and Logical Characteristics
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, M., Ryou, J., Jun, S. (2009). Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing. In: Yung, M., Liu, P., Lin, D. (eds) Information Security and Cryptology. Inscrypt 2008. Lecture Notes in Computer Science, vol 5487. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-01440-6_19
Download citation
DOI: https://doi.org/10.1007/978-3-642-01440-6_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-01439-0
Online ISBN: 978-3-642-01440-6
eBook Packages: Computer ScienceComputer Science (R0)