Abstract
In this work, a novel 3D CMOL crossnet structure is introduced by combining two leading technological concepts for future nanoelectronic neuromorphic networks: CMOL crossnet and 3D integration. By implementing CMOL crossnet into the third dimension, the proposed 3D CMOL crossnet not only maintains the high-speed and high defect-tolerant properties of the CMOS-nano hybrid CMOL hardware system, but also provides efficient fabrication and assembly processes with a much higher density than the original CMOL crossnet. Furthermore, this study focuses on the development of multivalue synapses and efficient communication methods between CMOS and nanodevices. Preliminary results demonstrate that the structure can utilize the advantages of high performance synapses and stable analog CMOS somas in three dimensions. Therefore, the proposed 3D CMOL crossnet structure has a huge potential to become an efficient 3D hardware platform to build neuromorphic networks that are scalable to biological levels.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Varshney, L.R., Sjostrom, P.J., Chklovskii, D.B.: Optimal information storage in noisy synapses under resource constraints. Neuron. 52(9), 409–423 (2006)
Wen, Q., Chklovskii, D.B.: Segregation of brain into gray and white matter: a design minimizing coduction delays. PLOS Computational Biology 1(7), 617–639 (2005)
Berger, T.W., et al.: Brain-implantable biomimetic electronics as the next era in neural prosthetics. Proceedings of the IEEE 89(7), 993–1012 (2001)
Indiveri, G., Chicca, E., Douglas, R.: A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Transactions on Neural Networks 17(1), 211–221 (2006)
Vogelstein, R.J., Mallik, U., Vogelstein, J.T., Cauwenberghs, G.: Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Transactions on Neural Networks 18(1), 253–265 (2007)
Strukov, D.B., Likharev, K.K.: A reconfigurable architecture for hybrid CMOS/nanodevice circuits. In: FPGA 2006, pp. 131–140 (Feburary 2006)
Türel, Ö., Lee, J.H., Ma, X., Likharev, K.K.: Nanoelectronic neuromorphic networks (crossnets): new results. In: Proc. IJCNN 2004, pp. 389–394 (2004)
Türel, Ö.: Devices and circuits for nanoelectronic implementation of artificial neural networks. Ph. D Thesis (2007)
Türel, Ö., Lee, J.H., Ma, X., Likharev, K.K.: Neuromorphic Architectures for Nanoelectronic Circuits. Int. J. of Circuit Theory and Applications 32, 277–302 (2004)
Lee, J.H., Likharev, K.K.: Defect-Tolerant nanoelectronic pattern classifiers. Int. J. of Circuit Theory and Applications 35, 239–264 (2007)
Gao, C., Hammerstrom, D.: Cortical Models Onto CMOL and CMOL-Architectures and Performance/Price. IEEE Trans. Circuit and System I 54(11) (November 2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Ryan, K., Tanachutiwat, S., Wang, W. (2009). 3D CMOL Crossnet for Neuromorphic Network Applications. In: Cheng, M. (eds) Nano-Net. NanoNet 2008. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 3. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-02427-6_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-02427-6_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-02426-9
Online ISBN: 978-3-642-02427-6
eBook Packages: Computer ScienceComputer Science (R0)