Abstract
This research presents a Field Programmable Gate Array (FPGA) implementation of a taste recognition model. The model is based on simple integrate and fire neurons and facilitates an on-line learning. The whole system, including the hardware required to build (evolve) the network was hosted on one FPGA chip. The implementation used 45% of the logic elements, 76% of the memory, and 23% of the dedicated multiplier slices of the chip. FPGA size was sufficient for 64 neurons with up to 64 synapses each (a total of 4096 synapses). The proposed FPGA implementation was successfully applied to a classification problem of taste recognition and the FPGA implementation was at least 10 times faster when evolving the network and 74 times faster during the classification than the software simulations executed by a stand-alone PC.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Merchant, S., Peterson, G.D., Ki Park, S., Kong, S.G.: FPGA Implementation of Evolvable Block-based Neural Networks. In: IEEE Congress on Evolutionary Computation, pp. 3129–3136. IEEE Press, Los Alamitos (2006)
Himavathi, S., Anitha, D., Muthuramalingam, A.: Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization. IEEE Tran. on Neural Networks 18(3), 880–888 (2007)
Damak, A., Krid, M., Sellami Masmoudi, D., Derbel, N.: FPGA implementation of programmable pulse mode neural network with on-chip learning. In: International Conference on Design and Test of Integrated Systems in Nanoscale Technology, pp. 159–164. IEEE Press, Los Alamitos (2006)
Lee, Y., Ko, S.-B.: FPGA Implementation of a Face Detector Using Neural Networks. In: IEEE Conference on Electrical and Computer Engineering, pp. 1914–1917. IEEE Press, Los Alamitos (2006)
Low, K.-S., Krishnan, V., Zhuang, H., Yau, W.-Y.: On-chip genetic algorithm optimized pulse based RBF neural network for unsupervised clustering problem. In: Jiao, L., Wang, L., Gao, X.-b., Liu, J., Wu, F. (eds.) ICNC 2006. LNCS, vol. 4222, pp. 851–860. Springer, Heidelberg (2006)
Roggen, D., Hofmann, S., Thoma, Y., Floreano, D.: Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot. In: NASA/DoD Conference on Evolvable Hardware, pp. 189–198. IEEE Press, Los Alamitos (2003)
Soltic, S., Wysoski, S.G., Kasabov, N.K.: Evolving spiking neural networks for taste recognition. In: 2008 International Joint Conference on Neural Networks, pp. 2092–2098. IEEE Press, Los Alamitos (2008)
Wysoski, S.G., Benuskova, L., Kasabov, N.: On-Line Learning with Structural Adaptation in a Network of Spiking Neurons for Visual Pattern Recognition. In: Kollias, S.D., Stafylopatis, A., Duch, W., Oja, E. (eds.) ICANN 2006. LNCS, vol. 4131, pp. 61–70. Springer, Heidelberg (2006)
Cyclone II Device handbook, http://www.altera.com/literature/lit-cyc2.jsp
Soltic, S., Zuppicich, A.: Comparison between software and FPGA implementation of ESNN in terms of processing speed. In: 15th Electronics New Zealand Conference, pp. 56–61. Electronics New Zealand Incorporated (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zuppicich, A., Soltic, S. (2009). FPGA Implementation of an Evolving Spiking Neural Network. In: Köppen, M., Kasabov, N., Coghill, G. (eds) Advances in Neuro-Information Processing. ICONIP 2008. Lecture Notes in Computer Science, vol 5506. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-02490-0_137
Download citation
DOI: https://doi.org/10.1007/978-3-642-02490-0_137
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-02489-4
Online ISBN: 978-3-642-02490-0
eBook Packages: Computer ScienceComputer Science (R0)