Skip to main content

Design and Implementation of High Performance Viterbi Decoder for Mobile Communication Data Security

  • Conference paper
Computational Intelligence in Security for Information Systems

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 63))

  • 799 Accesses

Abstract

With the ever increasing growth of data communication in the field of e-commerce transactions and mobile communication data security has gained utmost importance. However the conflicting requirements of power, area and throughput of such applications make hardware cryptography an ideal choice. Dedicated hardware devices such as FPGAs can run encryption routines concurrently with the host computer which runs other applications. The use of error correcting code has proven to be are effective way to overcome data corruption in digital communication channel. In this paper, we describe the design and implementation of a reduced complexity decode approach along with minimum power dissipation FPGAs for Mobile Communication data security.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Altera, Inc., http://www.altera.com

  2. Xilinx, Inc., http://www.xilinx.com V – 36

  3. Dick, C.: The Platform FPGA: Enabling the Software Radio. Software Defined Radio Tech. Conf. SDR (2002)

    Google Scholar 

  4. Swaminathan, S., Tessier, R., Goeckel, D., Burleson, W.: A Dynamically Reconfigurable Adaptive Viterbi Decoder. ACM FPGA (2002)

    Google Scholar 

  5. Truong, T., Shih, M.-T., Reed, I.S., Satorius, E.: A VLSI Design for A Trace-back Viterbi Decoder. IEEE Trans.Comm (March 1992)

    Google Scholar 

  6. Forney, G.: The Viterbi Algorithm. Proc. IEEE (1973)

    Google Scholar 

  7. Liang, J.: Development and Verification of System-On-a- Chip Communication Architecture. Ph.D. Thesis, Univ. of Mass (2004)

    Google Scholar 

  8. Mentor Graphics, Inc., http://www.mentor.com

  9. Tuttlebee, W.: Software Defined Radio: Enabling Technology. John Wiley & Sons, Chichester (2002)

    Google Scholar 

  10. Mukhopadhyay, D., RoyChowdhury, D.: An Efficient End to End Design of Rijndael Cryptosystem in 0.18 μ m CMOS. In: Proceedings of the 18th International Conference on VLSI Design 2005 jointly held with 4th International Conference on Embedded Systems Design, Kolkata, India (2005)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Menakadevi, T., Madheswaran, M. (2009). Design and Implementation of High Performance Viterbi Decoder for Mobile Communication Data Security. In: Herrero, Á., Gastaldo, P., Zunino, R., Corchado, E. (eds) Computational Intelligence in Security for Information Systems. Advances in Intelligent and Soft Computing, vol 63. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04091-7_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-04091-7_9

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-04090-0

  • Online ISBN: 978-3-642-04091-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics