Abstract
Boundary scan (JTAG) is a powerful testing scheme that is widely used in nowadays circuits to maintain and verify operation of the hardware. However, JTAG is not used in cryptographic hardware since it may be used to compromise security of the implemented cryptographic algorithm. This paper analyses different solutions proposed to overcome the threat of such attacks, presents requirements that have to be satisfied in order to construct effective security solution, and presents novel proposal that improves security of the boundary scan.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Biham, E., Dunkelman, O.: Cryptanalysis of the A5/1 GSM Stream Cipher. In: Roy, B., Okamoto, E. (eds.) INDOCRYPT 2000. LNCS, vol. 1977, pp. 43–51. Springer, Heidelberg (2000)
Gandolfi, K., Mourtel, C., Olivier, F.: Electromagnetic Analysis: Concrete Results. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 251–261. Springer, Heidelberg (2001)
Goering, R.: Scan Design Called Portal for Hackers, EE Times (October 2004), http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=51200146
Gomółkiewicz, M., Tomczak, T., Nikodem, M.: Low-cost and Universal Secure Scan: a Design-for-Test Architecture for Crypto Chips. In: International Conference on Dependability of Computer Systems 2006, May 25-27, pp. 282–288 (2006)
Hély, D., Flotters, M.-L., Bancel, F., Rouzeyre, B., Bérard, N.: Scan Design and Secure Chip. In: Proceedings of the International On-Line Testing Symposium, 10th IEEE (IOLTS 2004), July 12-14, p. 219 (2004)
Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)
Lee, J., Tehranipoor, M., Plusquellic, J.: A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks. IEEE Trans. Dependable Sec. Comput. 4(4), 325–336 (2007)
Santos, L., Rela, M.Z.: Constraints on the Use of Boundary-Scan for Fault Injection. Dependable Computing, 39–55 (2003)
Sengar, G., Mukhopadhyay, D., Chowdhury, D.R.: Secured Flipped Scan Chain Model for Crypto-architecture. IEEE Trans. on CAD of Integrated Circuits and Systems 26(7), 1331–1339 (2007)
Yang, B., Wu, K., Karri, R.: Scan Based Side Channel Attack on Data Encryption Standard, Cryptology ePrint Archive: Report 2004/083 (2004)
Yang, B., Wu, K., Karri, R.: Secure scan: a design-for-test architecture for crypto chips. In: DAC 2005: Proceedings of the 42nd annual conference on Design automation, San Diego, California, USA, pp. 135–140. ACM Press, New York (2005)
IEEE Standard Test Access Port and Boundary-Scan Architecture, June 14. IEEE Computer Society, New York (2001) (reaffirmed 26 March 2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nikodem, M. (2009). Boundary Scan Security Enhancements for a Cryptographic Hardware. In: Moreno-Díaz, R., Pichler, F., Quesada-Arencibia, A. (eds) Computer Aided Systems Theory - EUROCAST 2009. EUROCAST 2009. Lecture Notes in Computer Science, vol 5717. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04772-5_13
Download citation
DOI: https://doi.org/10.1007/978-3-642-04772-5_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04771-8
Online ISBN: 978-3-642-04772-5
eBook Packages: Computer ScienceComputer Science (R0)