Abstract
This paper discusses the effect of crosstalk noise on high performance designs using the static single-track full-buffer template (SSTFB). We identify the conditions where a crosstalk noise event can lead to functional failures and derive constraints on the maximum coupling capacitance to prevent these failures. We conclude by discussing how these constraints can be integrated into advanced ASIC flows for high-performance asynchronous circuits.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Chinnery, D.G., Keutzer, K.: Closing the Gap between ASIC and Custom: Tools and Techniques for High-Performance ASIC Design. Kluwer Academic Publishers, Dordrecht (2002)
Beerel, P.A.: Asynchronous Circuits: An Increasingly Practical Design Solution. In: ISQED 2002 (March 2002)
Prakash, M., Golani, P., Bandlish, A., Joshi, P., Rithe, R., Beerel, P.A.: Accurate timing and power characterization of Static Single-Track Full-Buffers. In: Semiconductors Research Corporation’s (SRC) conference TechCon (2007)
Ferretti, M.: Single-track Asynchronous Pipeline Template, Ph.D. Thesis, University of Southern California (August 2004)
Golani, P., Dimou, G.D., Prakash, M., Beerel, P.A.: Design of a high speed asynchronous turbo decoder. In: Proc. International Symposium on Asynchronous Circuits and Systems, ASYNC (2007)
Choi, S.H.: Dynamic noise margin in Precharge-Evaluate Circuits. In: Proc. of 37th Design Automation Conference, DAC (2000)
Choi, S.H., Roy, K.: DOMINO noise model: A new crosstalk noise model for dynamic logic circuits. In: International SoC conference (2003)
Vittal, A., Chen, L.H., Marek-Sadowska, M., Wang, K.P., Yang, S.: Crosstalk in VLSI interconnections. IEEE Trans. Computer Aided Design (1999)
van Berkel, K., Brink, A.: Single-Track Handshake Signaling with Application to Micropipelines and Handshake Circuits. In: ASYNC 1996, pp. 122–133 (1996)
Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In: CICC, pp. 201–204 (2000)
Korshak, A.: Noise rejection model based on charge-transfer equation for digital CMOS circuits. IEEE Trans. Computer Aided Design (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bachhawat, R., Golani, P., Beerel, P.A. (2010). Crosstalk in High-Performance Asynchronous Designs. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)