Abstract
We present Bus Switching Activity Analyser (BSAA), a switching activity analysis and visualisation tool for SoC power optimisation. BSAA reads switching metrics from RTL simulation, reporting the most active buses and hierarchies. Buses with typical address and data bus traffic are identified automatically. The tool can process multiple simulation runs simultaneously, analysing how switching varies with input data or software code. BSAA complements commercial tools, helping the designer find opportunities to apply power-saving techniques. To illustrate BSAA’s powerful features, we analyse switching in an MP3 decoder design using several audio inputs and in a microcontroller running a suite of software tasks. We demonstrate the tool’s usefulness by applying it in the power optimisation of a small MPSoC, obtaining on average a 60% reduction in dynamic power across five software tasks and identifying opportunities to reduce static power.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Keating, M., Flynn, D., Aitken, R., Gibbons, A., Shi, K.: Low Power Methodology Manual For System-on-Chip Design. Springer, Heidelberg (2007)
Macii, E., Zafalon, R.: Low-power EDA technologies: State-of-the-art and beyond. In: Advanced Signal Processing, Circuits, and System Design Techniques for Communications, May 2006, pp. 3–43 (2006)
International Technology Roadmap for Semiconductors (ITRS): 2007 edition. Technical report, Interconnect, page 44 (2007)
Sridhara, S., Shanbhag, N.: Coding for System-on-Chip Networks: A Unified Framework. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13(6), 655–667 (2005)
English, T., Man, K.L., Popovici, E.: A Switching Analysis and Visualisation Tool for Power Optimisation of SoC Buses. In: PRIME - 2009 PhD Research in Microelectronics and Electronics, Proceedings, pp. 264–267. IEEE, Los Alamitos (2009)
Landman, P., Rabaey, J.: Architectural power analysis: The dual bit type method. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 173–187 (June 1995)
Fugger, P.: RTL-Based Signal Statistics Calculation Facilitates Low Power Design Approaches. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 559–568. Springer, Heidelberg (2003)
Menon, S., Shankar, P.: COMPASS - A tool for evaluation of compression strategies for embedded processors. Journal of Systems Architecture 54(12), 995–1003 (2008)
Synopsys: Switching Activity Interchange Format, http://www.synopsys.com/
The Mathworks: MATLAB, http://www.mathworks.com/products/matlab/
Kinsman, A., Nicolici, N., Ko, H.: MAC-MP3 decoder (2009), http://www.ece.mcmaster.ca/~nicola/mpeg.html
OpenCores: opencores.org, http://www.opencores.org/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
English, T., Lok Man, K., Popovici, E. (2010). BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_26
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)