Abstract
Clock-gating and power-gating have proven to be two of the most effective techniques for reducing dynamic and leakage power, respectively, in VLSI CMOS circuits. Most commercial synthesis tools do support such techniques individually, but their combined implementation is not available, since some open issues in terms of power/timing overhead associated to the control logic required for the integration are not yet solved.
Moving from some recent work targeting clock-gating/power-gating integration, in this paper we present a solution for reducing the timing overhead that may occur when the integration is performed. In particular, we introduce a new, multilevel partitioning heuristic that increases the efficiency of the clustering phase, one of the key steps of our methodology. The results demonstrate the effectiveness of our solution; in fact, power-delay product and timing overhead of the circuits synthesized using the new clustering algorithm improve by 33% and 24%, respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Roy, K., Mukhopadhyay, S., Mahmoodi Meimand, H.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proceedings of the IEEE 91(2), 305–327 (2003)
Benini, L., De Micheli, G., Macii, E.: Designing Low-Power Circuits: Practical Recipes. IEEE Circuits and Systems Magazine 1(1), 6–25 (2001)
Benini, L., Siegel, P., De Micheli, G.: Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits. IEEE Design and Test of Computers 11(4), 32–40 (1994)
Anis, M., Areibi, S., Elmasry, M.: Design and Optimization of Multi-Threshold CMOS Circuits. IEEE Tran. on CAD 22(10), 1324–1342 (2003)
Sathanur, A., Pullini, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Timing-Driven Row-Based Power Gating. In: ISLPED 2007: ACM/IEEE Intl. Symp. on Low Power Electronics and Design, Portland, OR, pp. 104–109 (2007)
Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Enabling Concurrent Clock and Power Gating in an Industrial Design Flow. In: DATE 2009: IEEE Design Automation and Test in Europe, Nice, pp. 334–339 (2009)
Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Placement-aware clustering for integrated clock and power gating. In: ISCAS 2009: IEEE Intl. Symp. on Circuits and Systems, Taipei, pp. 1723–1726 (2009)
Kernighan, W.B., Lin, S.: Efficient Heuristic Procedure for Partitioning Graphs. Bell System Tech. Journal 49, 291–307 (1970)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Upasani, G., Calimera, A., Macii, A., Macii, E., Poncino, M. (2010). Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_27
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)