Abstract
This paper presents a simple jitter model for clock repeaters. The model is scalable and technology independent, which makes it suitable for integration in current clock tree synthesis algorithms. It is based on the timing characterization of a reference inverter, which can be performed for different process corners to account for process variability. Simulation results show that the model is accurate to within 10% for the most common inverter and NAND based repeaters.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Friedman, E.G.: Clock distribution networks in synchronous digital integrated circuits. Proceedings of the IEEE 89(5), 665–692 (2001)
Tsai, J.-L., et al.: Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 23(4), 565–572 (2004)
Chakraborty, A., et al.: Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers. IEEE Trans. on VLSI Systems 16, 639–649 (2008)
Hashimoto, M., et al.: Statistical analysis of clock skew variation in H-tree structure. In: 6th Int. Symp. Qual. Elect. Design, March 2005, pp. 402–407 (2005)
Wason, V., et al.: An Efficient Uncertainty- and Skew-aware Methodology for Clock Tree Synthesis and Analysis. In: Int. Conf. on VLSI Design, January 2007, pp. 271–277 (2007)
Jang, J., et al.: Period Jitter Estimation in Global Clock Trees. In: 12th IEEE Workshop on Signal Propagation on Interconnects, May 12-15, pp. 1–4 (2008)
Chen, L.H., et al.: Buffer delay change in the presence of power and ground noise. IEEE Trans. on VLSI Systems 11(3), 461–473 (2003)
Samanta, R., et al.: Clock Buffer Polarity Assignment for Power Noise Reduction. In: IEEE/ACM Int. Conf. on Computer-Aided Design, November 5-9, pp. 558–562 (2006)
Badaroglu, M., et al.: Digital ground bounce reduction by supply current shaping and clock frequency modulation. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 24(1), 65–76 (2005)
O’Brien, P.R., Savarino, T.L.: Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation. In: IEEE Int. Conf. on Computer-Aided Design - ICCAD 1989, November 1989, pp. 512–515 (1989)
Hajimiri, S.L.A., Lee, T.H.: Jitter and phase noise in ring oscillators. IEEE JSSC 34, 790–804 (1999)
Tawfik, S.A., Kursun, V.: Buffer Insertion and Sizing in Clock Distribution Networks with Gradual Transition Time Relaxation for Reduced Power Consumption. In: IEEE Int. Conf. on Electronics, Circuits and Systems, December 2007, pp. 845–848 (2007)
Mueller, J., Saleh, R.: Single Edge Clock Distribution for Improved Latency, Skew, and Jitter Performance. In: 21st Int. Conf. VLSI Design, January 4-8, pp. 214–219 (2008)
Osorio, J.F., et al.: Extraction of Circuit Elements for Macromodel-Based Estimation of Substrate Noise. In: XX Conf. Design Circ. Integrated Syst., pp. 1–6 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Figueiredo, M., Aguiar, R.L. (2010). Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)