Abstract
High-Performance Reconfigurable Computers (HPRCs) are parallel machines consisting of FPGAs and microprocessors, with the FPGAs used as co-processors. The execution of parallel applications on such systems has mainly followed the Single-Program Multiple-Data (SPMD) model; however, overall system resources are often underutilized because of the asymmetric distribution of the reconfigurable (co-)processors relative to the (main) processors. Furthermore, with the introduction of HPRCs containing multi/many-core technologies, underutilization of system resources becomes more obvious especially for multi-tasking and multi-user usage. To address the asymmetry problem, we propose a resource virtualization solution based on Partial Run-Time Reconfiguration (PRTR). The proposed technique allows space, time, and/or space-time sharing of the reconfigurable (co-)processors among the (main) processors and thus increasing the overall system utilization. We show the effectiveness of the proposed concepts through a stochastic execution model verified with experimental implementations on the Cray XD1 platform. The results demonstrate favorable performance as well as scalability characteristics.
This work was supported in part by the I/UCRC Program of the National Science Foundation under Grant No. IIP-0706352.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
SRC Computers, Inc.: SRC CarteTM C Programming Environment v2.2 Guide SRC-007-18 (2006)
Silicon Graphics Inc.: Reconfigurable Application-Specific Computing User’s Guide 007-4718-005 (2007)
Cray Inc.: Cray XD1TM FPGA Development S-6400-14 (2006)
El-Ghazawi, T., El-Araby, E., Huang, M., Gaj, K., Kindratenko, V., Buell, D.A.: The Promise of High-Performance Reconfigurable Computing. IEEE Computer 41(2), 69–76 (2008)
NIST: Single Program Multiple Data, http://www.nist.gov/dads/HTML/singleprogrm.html
Darema, F.: SPMD Model: Past, Present and Future. In: Cotronis, Y., Dongarra, J. (eds.) PVM/MPI 2001. LNCS, vol. 2131, p. 1. Springer, Heidelberg (2001)
Fornaciari, W., Piuri, V.: General Methodologies to Virtualize FPGAs in HW/SW Systems. In: Midwest Symposium on Circuits and Systems, pp. 90–93 (1998)
Li, Z., Hauck, S.: Configuration Prefetching Techniques for Partial Reconfigurable Coprocessor with Relocation and Defragmentation. In: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 187–195 (2002)
Li, Z., Compton, K., Hauck, S.: Configuration Caching Management Techniques for Reconfigurable Computing. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87–96 (2000)
El-Araby, E., Gonzalez, I., El-Ghazawi, T.: Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing. ACM Transactions on Reconfigurable Technology and Systems 1(4), 21:1–21:23 (2009)
El-Araby, E., Gonzalez, I., El-Ghazawi, T.: Virtualizing and Sharing Reconfigurable Resources in High-Performance Reconfigurable Computing Systems. In: 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA 2008), pp. 1–8 (2008)
Siemers, C.: Reconfigurable Computing between Classifications and Metrics - The Approach of Space/Time-Scheduling. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 769–772. Springer, Heidelberg (2000)
Lipsky, L.R.: Queueing Theory: A Linear Algebraic Approach. Macmillan, New York (1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
El-Araby, E., Narayana, V.K., El-Ghazawi, T. (2010). Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_21
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)