Abstract
Active storage is a promising solution for data processing. Many existing active storage systems utilize spare CPU processing power on the storage controllers to execute active service. The software approach is very flexible for various applications, but the performance is quite low for computational-intensive service tasks. This paper presents a low power SoC-based hardware solution for high performance active storage. The basic idea is incorporating flexible reconfigurable accelerators in storage controllers for efficient active service processing. In order to reduce the reconfiguration latency, we also proposed hybrid configuration prefetching and configuration caching algorithms according to the task pattern. In the experiments, we presented results on applications such as data security, data compression and image processing with our FPGA prototype for an active storage processor.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Smullen IV, C.W., Tarapore, S.R., Gurumurthi, S., et al.: Active storage revisited: the case for power and performance benefits for unstructured data processing applications. In: Proceedings of the 5th conference on Computing frontiers, Ischia, Italy, pp. 293–304 (2008)
Riedel, E., Gibson, G., Faloutsos, C.: Active Storage for Large-Scale Data Mining and Multimedia. In: Proceedings of the 24th International Conference on Very Large Data Bases, New York, US, pp. 62–73 (1998)
Huston, L., Sukthankar, R., Wickremesinghe, R.: Diamond: A Storage Architecture for Early Discard in Interactive Search. In: Proceedings of the 3rd USENIX Conference on File and Storage Technologies, pp. 73–86 (2004)
Xiaonan, M., Reddy, A.L.N.: MVSS: An Active Storage Architecture. IEEE Transactions on Parallel and Distributed Systems 14(10), 993–1005 (2003)
Wolf, W.: High-Performance Embedded Computing: Architectures, Applications, and Methodologies. Morgan Kaufmann, San Francisco (2006)
Voros, N.S., Masselos, K.: System Level Design of Reconfigurable Systems-on-Chip. Springer, Heidelberg (2005)
AES Lounge, http://www.iaik.tugraz.at/content/research/krypto/AES/
Hauck, S.: Configurable Computing: The Theory and Practice of FPGA-based Computation. Morgan Kaufmann, San Francisco (2008)
Li, Z., Hauck, S.: Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In: Proceedings of the 2002 ACM/SIGDA 10th international symposium on Field-programmable gate arrays, Monterey, California, USA, pp. 187–195 (2002)
Chen, Y., Chen, S.Y.: Cost-Driven Hybrid Configuration Prefetching for Partial Reconfigurable Coprocessor. In: 14th Reconfigurable Architectures Workshop (RAW 2007), Long Beach, California, USA (March 2007)
Li, Z.: Configuration management techniques for reconfigurable computing. Ph.D. thesis (2002)
Sudhir, S., Nath, S.: Configuration Caching and Swapping. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 192–202. Springer, Heidelberg (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, Y., Feng, D. (2010). Reconfigurable Computing and Task Scheduling for Active Storage Service Processing. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_27
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)