Abstract
Coarse Grained Reconfigurable Array (CGRA) architectures give high throughput and data reuse for regular algorithms while providing flexibility to execute multiple algorithms on the same architecture. This paper investigates systolic mapping techniques for mapping biosignal processing algorithms to CGRA architectures. A novel methodology using synchronous data flow (SDF) graphs and control and data flow (CDF) graphs for mapping is presented. Mapping signal processing algorithms in this manner is shown to give up to a 88% reduction in memory accesses and significant savings in fetch and decode operations while providing high throughput.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proceedings of the 2001 conference on Asia South Pacific design automation, pp. 564–570. ACM, New York (2001)
Heysters, P., Smit, G.: Mapping of DSP algorithms on the MONTIUM architecture. In: Proceedings of International Parallel and Distributed Processing Symposium, 6 p. (April 2003)
Lee, E., Messerschmitt, D.: Synchronous Data Flow. Proceedings of the IEEE 75(9), 1235–1245 (1987)
Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.: Cyclo-Static Data Flow. In: International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1995, vol. 5, pp. 3255–3258 (May 1995)
Parks, T., Pino, J., Lee, E.: A Comparison of Synchronous and Cyclo-Static Dataflow. In: 1995 Conference Record of the Twenty-Ninth Asilomar Conference on Signals, Systems and Computers, October 1- November 1995, vol. 1, pp. 204–210 (1995)
Casas-Sanchez, M., Rizo-Morente, J., Bleakley, C.: Power Consumption Characterisation of the Texas Instruments TMS320VC5510DSP. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol. 3728, pp. 561–570. Springer, Heidelberg (2005)
Namballa, R., Ranganathan, N., Ejnioui, A.: Control and Data Flow Graph Extraction for High-Level Synthesis. In: IEEE Computer Society Annual Symposium on VLSI, p. 187 (2004)
Patel, K., Bleakley, C.J.: Rapid Functional Modelling and Architecture Exploration of Coarse Grained Reconfigurable Array Architectures (2009) (Submitted, under review)
Smith, S.: Digital signal processing: a practical guide for engineers and scientists. Newnes (2003)
Meher, P.: Efficient Systolic Implementation of DFT Using a Low-Complexity Convolution-Like Formulation. IEEE Transactions on Circuits and Systems II: Express Briefs 53(8), 702–706 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Patel, K., Bleakley, C.J. (2010). Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_33
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_33
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)