Skip to main content
Springer Nature Link
Log in

Cost and Performance Evaluation of a Noise Filter for Partitioning in Co-design Methodologies

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2010)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5992))

Included in the following conference series:

  • 1550 Accesses

Abstract

We have studied a Noise Canceller filter to estimate its performance parameters of speed, area and power consumption in different implementations. They have been oriented to find solutions for two kinds of applications: low-power or high speed. The results may be used as inputs to a partitioning algorithm in Co-design methodologies. The algorithm for filter implementation presents a big dispersion in the upper and lower bounds of the variables. The performance dependence by using the same data-format size for all the variables and multiple data-format size adjusted ad hoc for each one of them was evaluated. The results from the Virtex-4 and Stratix II families and TMS320C5510 and TMS320C6416 microprocessors are presented and discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Ptolemy Environment, http://ptolemy.eecs.berkeley.edu/

  2. Metropolis Environment, http://www.gigascale.org/metropolis/index.html

  3. CoWare Platform, http://www.coware.com/products/platformarchitect.php

  4. Rodellar, V., Alvarez, A., Martínez, E., Gonzalez, C., Gómez, P.: FPGA Implementation of an Adaptive Noise Canceller for Robust Speech Enhancement Interfaces. In: 4th Southern Conference on Programmable Logic (SPL 2008), pp. 13–18 (2008)

    Google Scholar 

  5. Haykin, S.: Adaptive Filter Theory. Prentice Hall, New York (1996)

    Google Scholar 

  6. Hill, T.: AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithm Targeting FPGAs. Xilinx Whitepaper, WP239-V1.0 (April 2006)

    Google Scholar 

  7. Chang, M.L., Hauck, S.: Precis: A Usercentric Word-Length Optimization Tool. IEEE Design and Test of Computers, 349–361 (July-August 2005)

    Google Scholar 

  8. Constantinides, G.A., Woeginger, G.J.: The complexity of multiple word length assignment. Applied Mathematics Letters 15(2), 137–140 (2002)

    Article  MathSciNet  MATH  Google Scholar 

  9. Omo, R.: Computer Arithmetic System: Algorithms, Architectures and Implementations. Prentice Hall, Englewood Cliffs (1999)

    Google Scholar 

  10. Kilts, S.: Advanced FPGA design: Architecture, implementation and optimization. Wiley and Sons, New Jersey (2007)

    Book  Google Scholar 

  11. Stratix II vs. Virtex-4, http://www.altera.co.jp/literature/po/ss-s2density.pdf

Download references

Author information

Authors and Affiliations

  1. Grupo de Investigación Aplicada a la Señal e Imagen (GIAPSI), Facultad de Informática, Universidad Politécnica de Madrid, Campus de Montegancedo s/n, Boadilla del Monte, 28660, Madrid, Spain

    Victoria Rodellar, Elvira Martínez de Icaya, Francisco Díaz & Virginia Peinado

Authors
  1. Victoria Rodellar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Elvira Martínez de Icaya
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Francisco Díaz
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Virginia Peinado
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electronic Engineering, Mahanakorn University of Technology, 10530, Bangkok, Thailand

    Phaophak Sirisuk

  2. Department of Electronic Engineering, National University of Ireland, Galway, Ireland

    Fearghal Morgan

  3. Department of Electrical and Computer Engineering, The George Washington University, 20052, Washington, DC, USA

    Tarek El-Ghazawi

  4. Department of Information and Computer Science, Yokohama, Keio University, 223–8522, Kanagawa, Japan

    Hideharu Amano

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rodellar, V., de Icaya, E.M., Díaz, F., Peinado, V. (2010). Cost and Performance Evaluation of a Noise Filter for Partitioning in Co-design Methodologies. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_43

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-12133-3_43

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-12132-6

  • Online ISBN: 978-3-642-12133-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics