Skip to main content

VLSI Design of Four Quadrant Analog Voltage-Mode Multiplier and Its Application

  • Conference paper
Information and Communication Technologies (ICT 2010)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 101))

  • 927 Accesses

Abstract

A new CMOS voltage-mode Four-quadrant analog Multiplier is proposed and analyzed. By applying inputs signals to set of complementary diode pair connection & to that of voltage difference circuit. The circuit is formed by cascading the complementary diode pair connection with the voltage difference circuit. Based on the proposed multiplier circuit, a low voltage high performance CMOS four quadrant analog multiplier is designed and fabricated by using 0.35micron technology. The measured 3dB bandwidth is 15 MHz Simple structure, low-voltage, low power, and high performance makes the proposed multiplier quite feasible in many applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Gilbert, B.: A precise four-quadrant multiplier with sub-nanosecond response. IEEE J Solid-State Circuits SC-3(4), 373 (1998)

    Google Scholar 

  2. Badanezhad, J.N., Temes, G.C.: A 20 V four quadrant CMOS analog multiplier. IEEE J. Solid-State Circuits SC-20, 1158–1168 (1985)

    Article  Google Scholar 

  3. Wang, Z.: A Four-Quadrant analog multiplier Using MOS Transistors Operating in the saturation Region. IEEE Trans. Instrum. Meas. 42(1), 75–77 (1993)

    Article  Google Scholar 

  4. Franciotta, M., Colli, G., Castello, R.: A 100-MHz 4mW Four-quadrant biCMOS Analog Multiplier. IEEE J. Solid-State Circuits 32(10), 1568–1572 (1997)

    Article  Google Scholar 

  5. Hsiao, S.-Y., Wu, C.-Y.: A 1.2 V CMOS Four-Quadrant analog multiplier. In: IEEE ISCAS 2005 Proceedings, pp. 241–244 (June 1997)

    Google Scholar 

  6. Boonchu, B., Surakampontorn, W.: A New NMOS Four-Quadrant analog Multiplier. In: IEEE ISCAS 2005 Proceedings, pp. 1004–1007 (May 2005)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Tijare, A., Dakhole, P. (2010). VLSI Design of Four Quadrant Analog Voltage-Mode Multiplier and Its Application. In: Das, V.V., Vijaykumar, R. (eds) Information and Communication Technologies. ICT 2010. Communications in Computer and Information Science, vol 101. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15766-0_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-15766-0_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-15765-3

  • Online ISBN: 978-3-642-15766-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics