Skip to main content
SpringerLink
Log in

Feature Extraction Using Reconfigurable Hardware

  • Conference paper
Computer Vision and Graphics (ICCVG 2010)

Part of the book series: Lecture Notes in Computer Science ((LNIP,volume 6375))

Included in the following conference series:

Abstract

Feature extraction is an important stage in image processing for object classification, tracking or identification. Real time processing adds stringent constraints on the efficiency of this task. The paper presents a discussion of a reconfigurable hardware processing architecture, based on components, for performing feature calculations using convolutions, morphology operators and local statistics. Special attention is directed to pipelining calculations, fast determination of minimum, median and maximum of values. The architecture is optimised for video streams, which provide the image contents using horizontal scanning. An implementation using a low cost FPGA is presented proving the feasibility of this approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Virtex-6, Spartan-6 Family Overview. Xilinx Inc. San Jose, CA USA (2010)

    Google Scholar 

  2. Altera Product Catalog. Altera Co. San Jose, CA, USA (2009)

    Google Scholar 

  3. Benitez, D.: Performance of Reconfigurable Architectures for Image-Procesing Applications. Journal of Systems Architecture 49, 193–210 (2003)

    Article  Google Scholar 

  4. Porter, R., Frigo, J., Conti, A., Harvey, N., Kenyon, G., Gokhale, M.: A Reconfigurable Computing Framework for Multiscale Cellular Image Processing. Microprocessors and Microsystems 31, 546–563 (2007)

    Article  Google Scholar 

  5. Kessal, L., Abel, N., Karabernou, S.M., Demigny, D.: Reconfigurable Computing: Design Methodology and Hardware Tasks Scheduling for Real-Time Image Processing. J. Real-Time Image Proc. 3, 131–147 (2008)

    Article  Google Scholar 

  6. Porter, R., Frigo, J., Gokhale, M., Wolinski, C., Charot, F., Wagner, C.: A Run-Time Reconfigurable Parametric Architecture for Local Neighbourhood Image Processing. In: Proceedings of the 9th Euromicro Conference on Digital Systems Design, pp. 362–370. IEEE Computer Society, Los Alamitos (2006)

    Google Scholar 

  7. Torres-Huitzil, C., Arias-Estrada, M.: An FPGA Architecture for High Speed Edge and Corner Detection. In: Proceedings of the 5th IEEE International Workshop on Computer Architectures for Machine Perception, pp. 112–116. IEEE Computer Society, Los Alamitos (2000)

    Chapter  Google Scholar 

  8. Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing The SUSAN Corner Detection Algorithm for a High Speed FPGA Implementation. In: International Conference on Field Programmable Logic and Applications, FPL 2009, pp. 138–145. IEEE Computer Society, Los Alamitos (2009)

    Chapter  Google Scholar 

  9. Bonato, V., Marques, E., Constantinides, G.A.: A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection. IEEE Transactions on Circuits and Systems for Video Technology 18, 1703–1712 (2008)

    Article  Google Scholar 

  10. Baumann, D., Tinembart, J.: Designing Mathematical Morphology Algorithms on FPGA: An Application to Image Processing. In: Gagalowicz, A., Philips, W. (eds.) CAIP 2005. LNCS, vol. 3691, pp. 562–569. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  11. Yamaoka, K., Morimoto, T., Adachi, H., Koide, T., Mattausch, H.J.: Image Segmentation and Pattern Matching Based FPGA/ASIC Implementation Architecture of Real-Time Object Tracking. In: Asia and South Pacific Conference on Design Automation, pp. 176–181. IEEE Computer Society, Los Alamitos (2006)

    Chapter  Google Scholar 

  12. Batcher, K.E.: Sorting Networks and Their Applications. In: Spring Joint Computer Conf., AFIPS Proc., vol. 32, pp. 307–314 (1968)

    Google Scholar 

  13. Liszka, K.J., Batcher, K.E.: A Generalized Bitonic Sorting Network. In: Proceedings of the International Conference on Parallel Processing, pp. 105–108 (1993)

    Google Scholar 

  14. Muthukumar, V., Rao, D.V.: Image Processing Algorithms on Reconfigurable Architecture Using HandelC. In: Proceedings of the 7th Euromicro Conference on Digital Systems Design, pp. 362–370. IEEE Computer Society, Los Alamitos (2004)

    Google Scholar 

  15. Beun, R., Karkowski, I., Ditzel, M.: C++ Based Design Flow for Reconfigurable Image Processing Systems. In: International Conference on Field Programmable Logic and Applications, pp. 571–575. IEEE Computer Society, Los Alamitos (2007)

    Chapter  Google Scholar 

  16. Project Report: Modules of Video Traffic Incidents Detectors ZIR-WD for Road Traffic Control and Surveillance. WKP-1/1.4.1/1/2005/14/14/231/2005, vol.1-6, Katowice, Poland (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Silesian University of Technology, Krasińskiego 8, 40-019, Katowice, Poland

    Wiesław Pamula

Authors
  1. Wiesław Pamula
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Polish-Japanese Institute of Information Technology, 86 Koszykowa St, 02-008, Warsaw, Poland

    Leonard Bolc

  2. Institute of Automatics, AGH University of Science and Technology, Al. Mickiewicza 30, 30-059, Kraków, Poland

    Ryszard Tadeusiewicz

  3. Faculty of Applied Informatics and Mathematics, Department of Informatics, Warsaw University of Life Sciences, Nowoursynowska 159, 02-776, Warsaw, Poland

    Leszek J. Chmielewski

  4. Institute of Computer Science, The Silesian University of Technology, Akademicka 16, 44-100, Gliwice, Poland

    Konrad Wojciechowski

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Pamula, W. (2010). Feature Extraction Using Reconfigurable Hardware. In: Bolc, L., Tadeusiewicz, R., Chmielewski, L.J., Wojciechowski, K. (eds) Computer Vision and Graphics. ICCVG 2010. Lecture Notes in Computer Science, vol 6375. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15907-7_20

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-15907-7_20

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-15906-0

  • Online ISBN: 978-3-642-15907-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation