Abstract
With the rapid development of computing performance on multi-core era, the capacity of shared cache has been increasing. System architects need make maximum usage of shared resources to improve system performance. This paper mainly rebuilt free lists based on page coloring for achieving their privatization by a distributed method, which could really achieve page-level parallelism at the operating system level and decrease cache thrashing among applications. Experimental results show that if the paper uses matrix computing as working load, L2 Cache Misses Rate is reduced by about 12%, IPC increased by 10%.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cho, S., Jin, L.: Managing distributed, shared L2 cache through os-level page allocation. In: 37th Annual IEEE/ACM International Symposium on Micro Architecture (2006)
Tam, D., Azimi, R., Soares, L.: Managing shared L2 caches on multi-core systems in software. In: The Interaction between Operating Systems and Computer Architecture, in Conjunction with ISCA-34 (2007)
Jin, L., Lee, H.: A Flexible Data to L2 Cache Mapping Approach for Future Multi-core Processors. In: Proc. ACM Workshop Memory Systems Performance and Correctness (October 2006)
Defoe, D.C., Cholleti, S.R., Cytron, R.K.: Upper bound for defragmenting buddy heaps. In: Assoc. Computing Machinery, New York, pp. 222–229 (2005)
XinXin, J., Haogang, C., Xiaolin, W., Zhenglin, W.: Virtual Machine Design and Implementation of the cache partition. Computer Science and Technology 4(1), 36–45 (2010)
London, K., Dongarra, J., Moore, S.: End-user Tools for Applications Performance Analysis, Using Hardware Counter. In: International Conference on Parallel and Distributed Computing Systems, Dallas, TX (2001)
Qureshi, M.K., Thompson, D., Steely, S.C., Emer, J.: A daptive insertion policy for high performance caching. In: ISCA-34 (2007)
Jin, L., Lee, H., Cho, S.: A Flexible Data to L2 Cache Mapping Approach for Future Multi-core Processors. In: Proc. ACM Workshop Memory Systems Performance and Correctness (October 2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cheng, K., Pan, K., Feng, J., Bai, Y. (2010). Multi-core Architecture Cache Performance Analysis and Optimization Based on Distributed Method. In: Cao, L., Zhong, J., Feng, Y. (eds) Advanced Data Mining and Applications. ADMA 2010. Lecture Notes in Computer Science(), vol 6441. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17313-4_53
Download citation
DOI: https://doi.org/10.1007/978-3-642-17313-4_53
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17312-7
Online ISBN: 978-3-642-17313-4
eBook Packages: Computer ScienceComputer Science (R0)