Abstract
Low-power coding represents an important technique to reduce consumption in modern interconnect architectures. In the case of Network-on-Chip, and specially if they include virtual channels, the coding techniques require to be effective (large reduction of transition activity) and extremely efficient (reduced hardware resources). This work proposes a coding template called PM with those characteristics. Moreover, it shows with a detailed theoretical analysis and a number of experiments the good characteristics of the approach. Some relevant theoretical results on Exact Probability Coding are also developed in the paper.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architectures and synthesis algorithms for power-efficient bus interfaces. IEEE Trans. on CAD 19, 969–980 (2000)
de Micheli, G., Benini, L.: Networks on chip: A new paradigm for systems on chip design. In: DATE 2002, Washington, DC, USA, p. 418. IEEE Computer Society, Los Alamitos (2002)
Ganguly, A., Pande, P., Belzer, B.: Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects. IEEE Trans. on VLSI 17(11), 1626–1639 (2009)
GarcÃa Ortiz, A., Indrusiak, L.S., Murgan, T., Glesner, M.: Low-Power Coding for Networks-on-Chip with Virtual Channels. Journal of Low Power Electronics (JOLPE) 1(4), 77–84 (2009)
Lee, K., Lee, S., Yoo, H.: Low-Power Network-on-Chip for High-Performance SoC Design. IEEE Trans. on VLSI 14(02), 148–160 (2006)
Mullins, R.: Minimising dynamic power consumption in on-chip networks. In: Procs of the Intl. Symp. on System-on-Chip, Tampere, Finland (November 2006)
Palma, J.-C., Indrusiak, L., Moraes, F., GarcÃa Ortiz, A., Glesner, M., Reis, R.: Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry. In: Vounckx, J., Azémard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol. 4148, pp. 603–613. Springer, Heidelberg (2006)
Ramprasad, S., Shanbhag, N., Hajj, I.: A coding framework for low-power address and data buses. IEEE Trans. on VLSI Systems 7, 212–221 (1999)
Sotiriadis, P.P., Tarokh, V., Chandrakasan, A.P.: Energy reduction in VLSI computation modules: an information-theoretic approach. IEEE Transactions on Information Theory 49(4), 790–808 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Garcia-Ortiz, A., Indrusiak, L.S. (2011). Practical and Theoretical Considerations on Low-Power Probability-Codes for Networks-on-Chip. In: van Leuken, R., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2010. Lecture Notes in Computer Science, vol 6448. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17752-1_16
Download citation
DOI: https://doi.org/10.1007/978-3-642-17752-1_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17751-4
Online ISBN: 978-3-642-17752-1
eBook Packages: Computer ScienceComputer Science (R0)