Skip to main content
SpringerLink
Log in

A Low-Voltage Log-Domain Integrator Using MOSFET in Weak Inversion

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation (PATMOS 2010)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6448))

Abstract

In this paper a low-voltage integrator circuit using MOSFETs in sub-threshold region is presented. This integrator is a Current-mode log-domain circuit. The EKV MOSFET model is used for sub-threshold region simulations. Model parameters of IBM CMOS 130nm technology are used. This integrator works with a 500mv single supply voltage and its input current range is as high as bias current of the input transistor. According to CADENCE simulation results for 1pf integrating capacitor and bias current of 20nA, cutoff frequency is 113.4 KHz and power consumption is 45.44nW. Integrator’s Cutoff frequency is tuned from 1.083 KHz to 1.023MHz using variable integrator capacitor value in the range of 10pf-0.1pf.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Serra-Graells, F., Rueda, A., Huertas, J.L.: Low- Voltage CMOS Log Companding Analog Design. Kluwer Academic Publishers, Dordrecht (2003)

    Google Scholar 

  2. Sanchez Sinencio, E., Andrreou, A.G.: Low Voltage/Low Power Integrated Circuits and Systems, Low Voltage Mixed Signal Circuits. IEEE press series in microelectronic systems, ch.3, pp. 68–72 (1998)

    Google Scholar 

  3. Gray, P.R., Meyer, R.G.: Analysis and Design of Analog Integrated Circuits, 5th edn. John Wiley & Sons Ltd., Chichester (2000)

    Google Scholar 

  4. Enz, C.C., Vittoz, E.A.: Charge-based MOS Transistor Modeling, the EKV model for low- Power and RF IC design. John Wiley & Sons Ltd., Chichester (2006)

    Book  Google Scholar 

  5. Seevinck, E.: Companding Current-mode Integrator, a New Circuit Principle for Continuous Time Monolithic Filters. Electronics Letters 26(24), 2046–2047 (1990)

    Article  Google Scholar 

  6. Fried, R., Python, D., Enz, C.C.: Compact Log Domain Current Mode Integrator with High Transconductance-to-Bias Current Ratio. Electronics Letters 32(11), 952–953 (1996)

    Article  Google Scholar 

  7. Frey, D.: Future Implications on the Log Domain Paradigm. IEE Proc. Circuits Devices Syst., 147(1), 65–72 (2000)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical & Computer Engineering Dept., George Vari Engineering and Computing Center, Ryerson University, 245 Church St., Toronto, Ontario, Canada, M5B 2K3

    Lida Ramezani

Authors
  1. Lida Ramezani
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. EEMCS/MECE/CAS, Delft University of Technology, Mekelweg 4, H17 CAS, 2628 CD, Delft, The Netherlands

    René van Leuken

  2. TIMA Laboratory, 46 avenue Félix Viallet, 38031, Grenoble, France

    Gilles Sicard

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ramezani, L. (2011). A Low-Voltage Log-Domain Integrator Using MOSFET in Weak Inversion. In: van Leuken, R., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2010. Lecture Notes in Computer Science, vol 6448. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17752-1_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-17752-1_6

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-17751-4

  • Online ISBN: 978-3-642-17752-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation