Abstract
Amdahl’s law is a fundamental tool for understanding the evolution of performance as a function of parallelism. Following a recent trend on the timing and power analysis of general purpose many-core chips using this law, we carry out an analysis aiming at many-core SoCs integrating processors sharing the same core instruction set but each potentially having additional extensions. For SoCs targeting well defined classes of applications, higher performances can be achieved by adding application specific extensions either through the addition of instructions in the core instruction set or through coprocessors leading to architectures with functionally asymmetric processors. This kind of architectures is becoming technically viable and advocated by several groups, but the theoretical study of their properties is yet to be performed: this is precisely our goal in this paper. We use Amdahl’s law to prove the performance advantage of using extensions for many-core SoCs and shows that the many-core architecture based on functionally asymmetric processors can achieve the same performance as the symmetric one but at a lower cost.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Knebel, P., Arnold, B., Bass, M., Kever, W., Lamb, J., Lee, R., Perez, P., Undy, S., Walker, W.: HP’s PA7100LC: a low-cost superscalar PA-RISC processor. In: Compcon Spring 1993, pp. 441–447 (February 1993)
Goodacre, J., Sloss, A.: Parallelism and the ARM instruction set architecture. Computer 38(7), 42–50 (2005)
ITRS System Drivers technonical report 2007 (2007), http://www.itrs.net/Links/2007ITRS/Home2007.htm
Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities. In: AFIPS 1967 (Spring): Proceedings of the April 18-20, 1967, Spring Joint Computer Conference, pp. 483–485. ACM, New York (1967)
Hill, M.D., Marty, M.R.: Amdahl’s Law in the Multicore Era. IEEE Computer 41(7), 33–38 (2008)
Suleman, M.A., Mutlu, O., Qureshi, M.K., Patt, Y.N.: Accelerating critical section execution with asymmetric multi-core architectures. In: Soffa, M.L., Irwin, M.J. (eds.) ASPLOS, pp. 253–264. ACM, New York (2009)
Woo, D.H., Lee, H.H.S.: Extending Amdahl’s Law for Energy-Efficient Computing in the Many-Core Era. IEEE Computer 41(12), 24–31 (2008)
Gonzalez, R.E.: Xtensa: A Configurable and Extensible Processor. IEEE Micro 20(2), 60–70 (2000)
Altera Inc., NIOS II Microprocessor (2010), http://www.altera.com
ARM Inc., ARM NEON Technology (2010), http://www.arm.com/products/processors/technologies/neon.php
Tremblay, M., O’Connor, J.M., Narayanan, V., He, L.: VIS Speeds New Media Processing. IEEE Micro (16), 10–20 (1996)
Shen, H., Pétrot, F.: Novel task migration framework on configurable heterogeneous MPSoC platforms. In: ASP-DAC 2009: Proceedings of the 2009 Asia and South Pacific Design Automation Conference, pp. 733–738 (2009)
Li, T., Brett, P., Knauerhase, R., Koufaty, D., Reddy, D., Hahn, S.: Operating system support for overlapping-ISA heterogeneous multi-core architectures. In: IEEE 16th International Symposium on High Performance Computer Architecture, HPCA 2010, pp. 1–12 (9-14, 2010)
Flamand, E.: Strategic Directions towards Multicore Application Specific Computing. In: Proceedings of the 2009 Design, Automation and Test in Europe Conference, Nice, France (April 2009); 1266 Keynote speach
Squillante, M.S., Nelson, R.D.: Analysis of task migration in shared-memory multiprocessor scheduling. In: SIGMETRICS 1991: Proceedings of the 1991 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 143–155. ACM, New York (1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shen, H., Pétrot, F. (2011). Using Amdahl’s Law for Performance Analysis of Many-Core SoC Architectures Based on Functionally Asymmetric Processors. In: Berekovic, M., Fornaciari, W., Brinkschulte, U., Silvano, C. (eds) Architecture of Computing Systems - ARCS 2011. ARCS 2011. Lecture Notes in Computer Science, vol 6566. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19137-4_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-19137-4_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19136-7
Online ISBN: 978-3-642-19137-4
eBook Packages: Computer ScienceComputer Science (R0)