

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Alfred Kobsa

University of California, Irvine, CA, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

TU Dortmund University, Germany

Madhu Sudan

Microsoft Research, Cambridge, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max Planck Institute for Informatics, Saarbruecken, Germany

Andreas Koch Ram Krishnamurthy
John McAllister Roger Woods
Tarek El-Ghazawi (Eds.)

Reconfigurable Computing: Architectures, Tools and Applications

7th International Symposium, ARC 2011
Belfast, UK, March 23-25, 2011
Proceedings

Volume Editors

Andreas Koch

Technische Universität Darmstadt, FB 20 Informatik

Hochschulstraße 10, 64289 Darmstadt, Germany

E-mail: koch@esa.informatik.tu-darmstadt.de

Ram Krishnamurthy

Intel Corp., Hillsboro, OR 97006, USA

E-mail: ram.krishnamurthy@intel.com

John McAllister

Queen's University of Belfast

School of Electronics, Electrical Engineering and Computer Science

Institute of Electronics, Communications and Information Technology

Queen's Road, Belfast, BT3 9DT, UK

E-mail: j.mcallister@ecit.qub.ac.uk

Roger Woods

Queen's University of Belfast

School of Electronics, Electrical Engineering and Computer Science

Institute of Electronics, Communications and Information Technology

Queen's Road, Belfast, BT3 9DT, UK

E-mail: r.woods@qub.ac.uk

Tarek El-Ghazawi

George Washington University, Department of Electrical and Computer Engineering

801, 22nd Street NW, Washington, DC 20052, USA

E-mail: tarek@gwu.edu

ISSN 0302-9743

e-ISSN 1611-3349

ISBN 978-3-642-19474-0

e-ISBN 978-3-642-19475-7

DOI 10.1007/978-3-642-19475-7

Springer Heidelberg Dordrecht London New York

Library of Congress Control Number: 2011922314

CR Subject Classification (1998): C.2, D.2, I.4, H.3, F.1, I.6

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

© Springer-Verlag Berlin Heidelberg 2011

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

The use of general descriptive names, registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

With the number of transistors on a single chip now reaching into the billions for mass-produced devices, answering the question of what to actually *use* them for becomes ever more pressing. Conventional approaches of implementing larger cache sizes and deeper cache hierarchies are no longer efficient when attempting to gain performance, and can even be detrimental when saving power is also a design objective.

Reconfigurable computing (RC) attempts to exploit the growing transistor budgets by mapping part or all of a computation into *dedicated* hardware architectures, instead of executing the application on a general-purpose fixed instruction-set processor. Contemporary configurable devices allow for the definition of specific compute and storage units, adapted to the functions, bit-widths and control structures of a given algorithm. This adaptation can even be performed at run-time, fitting the topology of the underlying architecture to the specific needs of the *current execution*. Looking forward to future nano-scale circuit technologies, the flexibility enabled by reconfiguration can also be seen as a basic technique for overcoming permanent and transient failures of the inherently unreliable device fabrics.

To actually realize the potential of reconfigurable technology, numerous advances in a wide number of research fields are necessary. These include hardware architecture, software tools, operating systems, and design methodologies, as well as algorithmic innovation at the application-level itself. The International Symposium of Applied Reconfigurable Computing (ARC) aims to bring together researchers working on all of these aspects, emphasizing research that shows how RC can benefit specific applications or domains.

With 88 papers, the seventh ARC symposium, held during March 23–25, 2011 in Belfast (UK) had a record number of submissions, up from 66 in 2009 and 71 in 2010. They came from 22 countries, showing the global interest in this field of research: UK (14), Germany (13), France (12), Japan (7), USA (6), Spain (6), Sweden (5), China (4), Ireland (3), The Netherlands (3), India (3), Brazil (2), Canada (1), Denmark (1), Greece (1), Iran (1), South Korea (1), Norway (1), Poland (1), Romania (1), Singapore (1), Vietnam (1).

The submissions were evaluated by three members of the Program Committee. Based on their recommendations, the Chairs selected 24 contributions as full papers for oral presentation (27% acceptance rate) and 15 short papers as posters, giving an overall acceptance rate of 44%. The spectrum of topics addressed by this program reflects a broad part of the research in reconfigurable technology.

We would like to thank all authors for their contributions to ARC 2011. Also, we are grateful for the support of the Program Committee, which shouldered the unexpectedly heavy review load at short notice. Finally, we acknowledge the continued support of Springer in making the ARC symposia series a success.

January 2011

Andreas Koch
Ram Krishnamurthy
John McAllister
Roger Woods
Tarek El-Ghazawi

Organization

ARC 2011, organized by the Queen's University of Belfast, was the seventh in a series of international symposia on applications-oriented research in reconfigurable computing.

Steering Committee

Hideharu Amano	Keio University, Japan
Jürgen Becker	Karlsruhe Institute of Technology, Germany
Mladen Berekovic	Friedrich Schiller University Jena, Germany
Koen Bertels	Delft University of Technology, The Netherlands
João M.P. Cardoso	University of Porto/FEUP, Portugal
Katherine Compton	University of Wisconsin-Madison, USA
George Constantinides	Imperial College, UK
Pedro C. Diniz	Technical University of Lisbon (IST) / INESC-ID Portugal
Philip Leong	University of Sydney, Australia
Walid Najjar	University of California at Riverside, USA
Roger Woods	Queen's University of Belfast, UK

Program Committee

Jeff Arnold	Stretch Inc., USA
Peter Athanas	Virginia Tech, USA
Michael Attig	Xilinx Research Labs, San Jose, USA
Nader Bagherzadeh	University of California, Irvine, USA
Jügen Becker	Karlsruhe Institute of Technology, Germany
Mladen Berekovic	Friedrich Schiller University Jena, Germany
Neil Bergmann	University of Queensland, Australia
Koen Bertels	Delft University of Technology, The Netherlands
Christos-Savvas Bouganis	Imperial College London, UK
Mihai Budiu	Microsoft Research, USA
João M.P. Cardoso	University of Porto/FEUP, Portugal
Mark Chang	Olin College, USA
Paul Chow	University of Toronto, Canada
Katherine Compton	University of Wisconsin-Madison, USA
George Constantinides	Imperial College, UK
Pedro C. Diniz	Technical University of Lisbon (IST) / INESC-ID, Portugal

Tarek El-Ghazawi	George Washington University, USA
Robert Esser	Apple, Inc., USA
Suhaib Fahmy	Nanyang Technological University, Singapore
António Ferrari	University of Aveiro, Portugal
Guy Gogniat	Université de Bretagne Sud, France
Maya Gokhale	Lawrence Livermore Laboratories, USA
Jim Harkin	University of Ulster, Magee, UK
Reiner Hartenstein	University of Kaiserslautern, Germany
Roman Hermida	Universidad Complutense, Madrid, Spain
Christian Hochberger	TU Dresden, Germany
Michael Hübner	Karlsruhe Institute of Technology (KIT), Germany
Ryan Kastner	University of California, San Diego, USA
Andreas Koch	Technische Universität Darmstadt, Germany
Ram Krishnamurthy	Intel Corp., USA
Philip Leong	University of Sydney, Australia
Wayne Luk	Imperial College London, UK
Terrence Mak	Newcastle University, UK
Eduardo Marques	University of São Paulo, Brazil
Kostas Masselos	University of the Peloponnese, Greece
Sanu Mathew	Intel Corp., USA
John McAllister	Queen's University of Belfast, UK
Seda Memik	Northwestern University, USA
Saumil Merchant	George Washington University, USA
Fearghal Morgan	National University of Ireland, Galway, Ireland
Walid Najjar	University of California, Riverside, USA
Vikram Narayana	George Washington University, USA
Horacio Neto	INESC-ID/IST, Portugal
Joon-seok Park	Inha University, Seoul South, Korea
Thilo Pionteck	University of Lübeck, Germany
Joachim Pistorius	Altera Corp., USA
Marco Platzner	University of Paderborn, Germany
Bernard Pottier	University of Bretagne, France
Tsutomu Sasao Kyushu	Institute of Technology, Japan
Farhana Sheikh	Intel Corp., USA
Pete Sedcole	Zoran Corp., France
Lesley Shannon	Simon Fraser University, USA
Pedro Trancoso	University of Cyprus, Cyprus
Markus Weinhardt	Osnabrück University of Applied Sciences, Germany
Stephan Wong	Delft University of Technology, The Netherlands
Roger Woods	Queen's University of Belfast, UK
Peter Zipf	University of Kassel, Germany

Reviewers

Jeff Arnold	Maya Gokhale	Peter Müller
Peter Athanas	Jim Harkin	Walid Najjar
Michael Attig	Reiner Hartenstein	Vikram Narayana
Samuel Bayliss	Roman Hermida	Horacio Neto
Mladen Berekovic	Christian Hochberger	David Neuhäuser
Neil Bergmann	Michael Hübner	Joon-seok Park
Koen Bertels	Ryan Kastner	Thilo Pionteck
David Boland	Andreas Koch	Joachim Pistorius
Christos-Savvas	Adrian Knoth	Marco Platzner
Bouganis	Ram Krishnamurthy	Bernard Pottier
Mihai Budiu	Philip Leong	Tsutomu Sasao
João M.P. Cardoso	Wayne Luk	Farhana Sheikh
Paul Chow	Terrence Mak	Pete Sedcole
Katherine Compton	Eduardo Marques	Lesley Shannon
George Constantinides	Kostas Masselos	Florian Stock
Pedro C. Diniz	Sanu Mathew	Pedro Trancoso
Tarek El-Ghazawi	John McAllister	Markus Weinhardt
Robert Esser	Seda Memik	Stephan Wong
Suhaib Fahmy	Saumil Merchant	Roger Woods
António Ferrari	Fearghal Morgan	Thorsten Wink
Guy Gogniat	Sascha Mühlbach	Peter Zipf

Table of Contents

Plenary Talks

Reconfigurable Computing for High Performance Networking Applications.....	1
<i>Gordon Brebner</i>	
Biologically-Inspired Massively-Parallel Architectures: A Reconfigurable Neural Modelling Platform	2
<i>Steve Furber</i>	

Reconfigurable Accelerators I

A Reconfigurable Audio Beamforming Multi-Core Processor	3
<i>Dimitris Theodoropoulos, Georgi Kuzmanov, and Georgi Gaydadjiev</i>	
A Regular Expression Matching Circuit Based on a Decomposed Automaton.....	16
<i>Hiroki Nakahara, Tsutomu Sasao, and Munehiro Matsuura</i>	
Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios	29
<i>Michael Grand, Lilian Bossuet, Bertrand Le Gal, Guy Gogniat, and Dominique Dallet</i>	

Design Tools

Application Specific Memory Access, Reuse and Reordering for SDRAM	41
<i>Samuel Bayliss and George A. Constantinides</i>	
Automatic Generation of FPGA-Specific Pipelined Accelerators.....	53
<i>Christophe Alias, Bogdan Pasca, and Alexandru Plesco</i>	
HLS Tools for FPGA: Faster Development with Better Performance	67
<i>Alexandre Cornu, Steven Derrien, and Dominique Lavenier</i>	

Posters 1

A (Fault-Tolerant) ² Scheduler for Real-Time HW Tasks.....	79
<i>Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Mikel Azkarate, and Imanol Martinez</i>	

A Compact Gaussian Random Number Generator for Small Word Lengths	88
<i>Subhasis Das and Sachin Patkar</i>	
Accurate Floating Point Arithmetic through Hardware Error-Free Transformations	94
<i>Manouk V. Manoukian and George A. Constantinides</i>	
Active Storage Networks for Accelerating K-Means Data Clustering	102
<i>Janardhan Singaraju and John A. Chandy</i>	
An FPGA Implementation for Texture Analysis Considering the Real-Time Requirements of Vision-Based Systems	110
<i>Mario-Alberto Ibarra-Manzano and Dora-Luz Almanza-Ojeda</i>	
CReAMS: An Embedded Multiprocessor Platform	118
<i>Mateus B. Rutzig, Antonio Carlos S. Beck, and Luigi Carro</i>	
Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture	125
<i>Ratna Krishnamoorthy, Keshavan Varadarajan, Masahiro Fujita, Mythri Alle, S.K. Nandy, and Ranjani Narayan</i>	

Reconfigurable Processors

A Pipeline Interleaved Heterogeneous SIMD Soft Processor Array Architecture for MIMO-OFDM Detection	133
<i>Xuezheng Chu, John McAllister, and Roger Woods</i>	
Design, Implementation, and Verification of an Adaptable Processor in Lava HDL	145
<i>Stefan Schulze and Sergei Sawitzki</i>	
Towards an Adaptable Multiple-ISA Reconfigurable Processor	157
<i>Jair Fajardo Junior, Mateus B. Rutzig, Antonio Carlos S. Beck, and Luigi Carro</i>	

Applications

FPGA-Based Cherenkov Ring Recognition in Nuclear and Particle Physics Experiments	169
<i>Ming Liu, Zhonghai Lu, Wolfgang Kuehn, and Axel Jantsch</i>	
FPGA-Based Smith-Waterman Algorithm: Analysis and Novel Design	181
<i>Yoshiki Yamaguchi, Hung Kuen Tsoi, and Wayne Luk</i>	
Index to Constant Weight Codeword Converter	193
<i>Jon T. Butler and Tsutomu Sasao</i>	

On-Chip Ego-Motion Estimation Based on Optical Flow	206
<i>Mauricio Vanegas, Leonardo Rubio, Matteo Tomasi, Javier Diaz, and Eduardo Ros</i>	

Device Architecture

Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA	218
<i>Umer Farooq, Husain Parvez, Zied Marrakchi, and Habib Mehrez</i>	
Dynamic V_{DD} Switching Technique and Mapping Optimization in Dynamically Reconfigurable Processor for Efficient Energy Reduction . . .	230
<i>Tatsuya Yamamoto, Kazuei Hironaka, Yuki Hayakawa, Masayuki Kimura, Hideharu Amano, and Kimiyoshi Usami</i>	
MEMS Interleaving Read Operation of a Holographic Memory for Optically Reconfigurable Gate Arrays	242
<i>Hironobu Morita and Minoru Watanabe</i>	

Posters 2

FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA	253
<i>François Duhem, Fabrice Muller, and Philippe Lorenzini</i>	
Feasibility Analysis of Reconfigurable Computing in Low-Power Wireless Sensor Applications	261
<i>Andreas Engel, Björn Liebig, and Andreas Koch</i>	
Hierarchical Optical Flow Estimation Architecture Using Color Cues . . .	269
<i>Francisco Barranco, Matteo Tomasi, Javier Diaz, and Eduardo Ros</i>	
Magnetic Look-Up Table (MLUT) Featuring Radiation Hardness, High Performance and Low Power	275
<i>Yahya Lakys, Weisheng Zhao, Jacques-Olivier Klein, and Claude Chappert</i>	
Reconfigurable Stream-Processing Architecture for Sparse Linear Solvers	281
<i>Kevin Cunningham and Prawat Nagvajara</i>	
The Krawczyk Algorithm: Rigorous Bounds for Linear Equation Solution on an FPGA	287
<i>Christophe Le Lann, David Boland, and George Constantinides</i>	
A Dynamic Reconfigurable CPLD Architecture for Structured ASIC Technology	296
<i>Traian Tulbure</i>	

Reconfigurable Accelerators II

FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations	302
<i>Wei Wu, Yi Shan, Xiaoming Chen, Yu Wang, and Huazhong Yang</i>	
FPGA Optimizations for a Pipelined Floating-Point Exponential Unit	316
<i>Nikolaos Alachiotis and Alexandros Stamatakis</i>	
NetStage/DPR: A Self-adaptable FPGA Platform for Application-Level Network Security	328
<i>Sascha Mühlbach and Andreas Koch</i>	

Methodology and Simulation

A Correlation Power Analysis Attack against Tate Pairing on FPGA	340
<i>Weibo Pan and William P. Marnane</i>	
From Plasma to BeeFarm: Design Experience of an FPGA-Based Multicore Prototype	350
<i>Nehir Sonmez, Oriol Arcas, Gokhan Sayilar, Osman S. Unsal, Adrián Cristal, Ibrahim Hur, Satnam Singh, and Mateo Valero</i>	

System Architecture

Architectural Support for Multithreading on Reconfigurable Hardware	363
<i>Pavel G. Zaykov and Georgi Kuzmanov</i>	
High Performance Programmable FPGA Overlay for Digital Signal Processing	375
<i>Séamas McGettrick, Kunjan Patel, and Chris Bleakley</i>	
Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture	385
<i>Alexander Biedermann, Marc Stöttinger, Lijing Chen, and Sorin A. Huss</i>	
Author Index	397