Skip to main content
SpringerLink
Log in

MEMS Interleaving Read Operation of a Holographic Memory for Optically Reconfigurable Gate Arrays

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2011)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6578))

Included in the following conference series:

  • 1335 Accesses

Abstract

Optically reconfigurable gate array (ORGAs) were developed to realize next-generation large-virtual gate count programmable VLSIs. An ORGA consists of an ORGA-VLSI, a holographic memory, and a laser array, which is used for addressing the holographic memory. Since many configuration contexts can be stored on a volume-type holographic memory, the corresponding number of lasers must be implemented on an ORGA. However, a laser array with numerous lasers is always expensive. Therefore, to accommodate numerous configuration contexts with fewer lasers, this paper presents a novel method using an interleaving read operation of a holographic memory for ORGAs. This method can provide an addressing capability of a billion configuration contexts along with a nanosecond-order high-speed configuration capability.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Altera Corporation, Altera Devices, http://www.altera.com

  2. Xilinx Inc., Xilinx Product Data Sheets, http://www.xilinx.com

  3. Lattice Semiconductor Corporation, LatticeECP and EC Family Data Sheet (2005), http://www.latticesemi.co.jp/products

  4. Mumbru, J., Panotopoulos, G., Psaltis, D., An, X., Mok, F., Ay, S., Barna, S., Fossum, E.: Optically Programmable Gate Array. In: SPIE of Optics in Computing 2000, vol. 4089, pp. 763–771 (2000)

    Google Scholar 

  5. Mumbru, J., Zhou, G., An, X., Liu, W., Panotopoulos, G., Mok, F., Psaltis, D.: Optical memory for computing and information processing. In: SPIE on Algorithms, Devices, and Systems for Optical Information Processing III, vol. 3804, pp. 14–24 (1999)

    Google Scholar 

  6. Mumbru, J., Zhou, G., Ay, S., An, X., Panotopoulos, G., Mok, F., Psaltis, D.: Optically Reconfigurable Processors. In: SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing, vol. 74, pp. 265–288 (1999)

    Google Scholar 

  7. Yamaguchi, N., Watanabe, M.: Liquid crystal holographic configurations for ORGAs. Applied Optics 47(28), 4692–4700 (2008)

    Article  Google Scholar 

  8. Seto, D., Watanabe, M.: A dynamic optically reconfigurable gate array - perfect emulation. IEEE Journal of Quantum Electronics 44(5), 493–500 (2008)

    Article  Google Scholar 

  9. Watanabe, M., Kobayashi, F.: Dynamic Optically Reconfigurable Gate Array. Japanese Journal of Applied Physics 45(4B), 3510–3515 (2006)

    Article  Google Scholar 

  10. Nakajima, M., Watanabe, M.: A four-context optically differential reconfigurable gate array. IEEE/OSA Journal of Lightwave Technology 27(20), 4460–4470 (2009)

    Article  Google Scholar 

  11. Nakajima, M., Watanabe, M.: A 100-Context Optically Reconfigurable Gate Array. In: IEEE International Symposium on Circuits and Systems, pp. 2884–2887 (2010)

    Google Scholar 

  12. Ogiwara, A., Watanabe, M., Mabuchi, T., Kobayashi, F.: Formation of holographic memory for defect tolerance in optically reconfigurable gate arrays. Applied Optics 49(22), 4255–4261 (2010)

    Article  Google Scholar 

  13. Texas Instruments, DLP, http://www.ti.com/

  14. Texas Instruments, Discovery 4000, http://www.ti.com/

  15. Morita, H., Watanabe, M.: Microelectromechanical Configuration of an Optically Reconfigurable Gate Array. IEEE Journal of Quantum Electronics 46(9), 1288–1294 (2010)

    Article  Google Scholar 

  16. Khargharia, B., Hariri, S., Yousif, M.S.: An Adaptive Interleaving Technique for Memory Performance-per-Watt Management. IEEE Transactions on Parallel and Distributed Systems 20(7), 1011–1022 (2009)

    Article  Google Scholar 

  17. Sohi, G.S.: High-bandwidth interleaved memories for vector processors-a simulation study. IEEE Transactions on Computers 42(1), 34–44 (1993)

    Article  Google Scholar 

  18. Song, C., Postula, A.: Synthesis of custom interleaved memory systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8(1), 74–83 (2000)

    Article  Google Scholar 

  19. VanCourt, T., Herbordt, M.C.: Application-Specific Memory Interleaving Enables High Performance in FPGA-based Grid Computations. In: IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 305–306 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical and Electronic Engineering, Shizuoka University, 3-5-1 Johoku, Hamamatsu, Shizuoka, 432-8561, Japan

    Hironobu Morita & Minoru Watanabe

Authors
  1. Hironobu Morita
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Minoru Watanabe
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. FB 20 Informatik, Technische Universität Darmstadt, Hochschulstraße 10, 64289, Darmstadt, Germany

    Andreas Koch

  2. Intel Corp., 97006, Hillsboro, OR, USA

    Ram Krishnamurthy

  3. School of Electronics, Electrical Engineering and Computer Science, Institute of Electronics, Communications and Information Technology, Queen’s University of Belfast, Queen’s Road, BT3 9DT, Belfast, UK

    John McAllister  & Roger Woods  & 

  4. Department of Electrical and Computer Engineering, George Washington University, 801, 22nd Street NW, 20052, Washington, DC, USA

    Tarek El-Ghazawi

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Morita, H., Watanabe, M. (2011). MEMS Interleaving Read Operation of a Holographic Memory for Optically Reconfigurable Gate Arrays. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2011. Lecture Notes in Computer Science, vol 6578. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19475-7_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19475-7_25

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19474-0

  • Online ISBN: 978-3-642-19475-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation