Abstract
This paper proposes a variable level cache (VLC) to reduce leakage power of cache memory. Generally, required cache size depends on a program feature and data set. Therefore, VLC estimates the required cache size dynamically, and if the required size is small, it divides cache memory in half. The upper half memory functions as normal cache memory and the lower half memory shifts into stand-by mode to reduce leakage current and performs as lower level cache. According to our simulation results, the VLC is approximately 36% improvement of the energy-delay product to the conventional approach.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Yang, S.H., et al.: An Integrated Circuit / Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In: Proc. of the 7th Int. Symp. on High-Performance Computer Architecture, pp. 147–157 (2001)
Qin, H., et al.: SRAM Leakage Suppression by Minimizing Standby Supply Voltage. In: Proceedings on the International Symposium on Quality Electronic Design. IEEE, Los Alamitos (2004)
Zheng, Y., et al.: Performance Evaluation of Exclusive Cache Hierarchies. In: IEEE International Symposium of Performance Analysis of Systems and Software, IS-PASS, pp. 89–96 (2004)
SimpleScalar Simulation Tools for Microprocessor and System Evaluation, http://www.simplescalar.org/
Zushi, J., et al.: Evaluation of Algorithms to Change Cache Line Mode in Drowsy Caches. IPSJ SIG Technical Reports, 2006-ARC-170, pp. 37–41 (2006) [in Japanease]
Thoziyoor, S., et al.: CACTI 5.1. In: HPL 2008, HP Laboratories, Palo Alto, 20 (2008)
SPEC -Standard Performance Evaluation Corporation, http://www.spec.org/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Matsubara, N., Sasaki, T., Ohno, K., Kondo, T. (2011). Evaluation of Variable Level Cache. In: Qi, L. (eds) Information and Automation. ISIA 2010. Communications in Computer and Information Science, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19853-3_33
Download citation
DOI: https://doi.org/10.1007/978-3-642-19853-3_33
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19852-6
Online ISBN: 978-3-642-19853-3
eBook Packages: Computer ScienceComputer Science (R0)