Skip to main content

Evolutionary IP Mapping for Efficient NoC-Based System Design Using Multi-objective Optimization

  • Chapter
Innovative Computing Methods and Their Applications to Engineering Problems

Summary

Network-on-chip (NoC) are considered the next generation of communication infrastructure, which will be omnipresent in most of industry, office and personal electronic systems. In the platform-based methodology, an application is implemented by a set of collaborating intellectual properties (IPs) blocks. In this paper, we use multi-objective evolutionary optimization to address the problem of mapping topologically pre-selected sets IPs, which constitute the set of optimal solutions that were found for the IP assignment problem, on the tiles of a mesh-based NoC. The IP mapping optimization is driven by the area occupied, execution time and power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Coello Coello, C.A., Toscano Pulido, G.: A micro-genetic algorithm for multiobjective optimization. In: Zitzler, E., Deb, K., Thiele, L., Coello Coello, C.A., Corne, D.W. (eds.) EMO 2001. LNCS, vol. 1993, pp. 126–138. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  2. Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE-EC 6, 182–197 (2002)

    Google Scholar 

  3. Dick, R.P.: Embedded System Synthesis Benchmarks Suite (E3S), http://ziyang.eecs.northwestern.edu/~dickrp/e3s/

  4. Dick, R.P., Rhodes, D.L., Wolf, W.: TGFF: Task Graphs For Free. In: Proceedings of the 6th International Workshop on Hardware/Software Co-design, pp. 97–101. IEEE Computer Society, Seattle (1998)

    Chapter  Google Scholar 

  5. Dijkstra, E.W.: A note on two problems in connexion with graphs. Numerische Mathematik 1, 269–271 (1959)

    Article  MATH  MathSciNet  Google Scholar 

  6. Garey, M.R., Johnson, D.S.: Computers and intractability; a guide to the theory of NP-completeness. Freeman and Company, New York (1979)

    Google Scholar 

  7. Hu, J., Marculescu, R.: Energy-aware mapping for tile-based NoC architectures under performance constraints. In: ASPDAC: Proceedings of the 2003 Conference on Asia South Pacific Design Automation, Kitakyushu, Japan, pp. 233–239. ACM, New York (2003)

    Chapter  Google Scholar 

  8. ISO/IEC. ISO/IEC 7498-1:1994: Information technology – Open Systems Interconnection – Basic Reference Model: The Basic Model. ISO, Geneva, Switzerland (1994)

    Google Scholar 

  9. Jena, R.K., Sharma, G.K.: A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis. In: ITNG, pp. 977–982. IEEE Computer Society, Los Alamitos (2007)

    Google Scholar 

  10. Kumar, S., Jantsch, A., Millberg, M., Öberg, J., Soininen, J.-P., Forsell, M., Tiensyrjä, K., Hemani, A.: A network on chip architecture and design methodology. In: ISVLSI, pp. 117–124. IEEE Computer Society, Los Alamitos (2002)

    Google Scholar 

  11. Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In: DSD, pp. 180–189. IEEE Computer Society, Los Alamitos (2003)

    Google Scholar 

  12. Lu, P.-F., Chen, T.-C.: Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors. IEEE Transactions on Electron Devices 36(6), 1182–1188 (1989)

    Article  Google Scholar 

  13. Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: DATE, pp. 896–903. IEEE Computer Society, Los Alamitos (2004)

    Google Scholar 

  14. Murali, S., De Micheli, G.: SUNMAP: a tool for automatic topology selection and generation for nocs. In: Proceedings of the 41st Annual conference on Design Automation (DAC 2004), June 7-11, pp. 914–919. ACM Press, New York (2004)

    Chapter  Google Scholar 

  15. Ogras, Y., Hu, J., Marculescu, R.: Key research problems in NoC design: a holistic perspective. In: Eles, P., Jantsch, A., Bergamaschi, R.A. (eds.) Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005, pp. 69–74. ACM, New York (2005)

    Chapter  Google Scholar 

  16. Pareto, V.: Cours D’Economie Politique. F. Rouge, Lausanne (1896)

    Google Scholar 

  17. da Silva, M.V.C., Nedjah, N., Mourelle, L.M.: Evolutionary IP assignment for efficient noc-based system design using multi-objective optimization. In: Proceedings of the Congress of Evolutionary Computation (CEC 2009), Norway, May 18-21, IEEE Press, Los Alamitos (2009), page (submitted)

    Google Scholar 

  18. Srinivas, N., Deb, K.: Multiobjective function optimization using nondominated sorting in genetic algorithms. Evolutionary Computation 2(3), 221–248 (1995)

    Article  Google Scholar 

  19. Watts, P.C., Buley, K.R., Sanderson, S., Boardman, W., Ciofi, C., Gibson, R.: Parthenogenesis in komodo dragons. Nature 444(7122), 1021–1022 (2006)

    Article  Google Scholar 

  20. World Wide Web Consortium (W3C) (2008), http://www.w3.org

  21. Zhou, W., Zhang, Y., Mao, Z.: Pareto based multi-objective mapping IP cores onto NoC architectures. In: APCCAS, pp. 331–334. IEEE, Los Alamitos (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Nedjah, N., da Silva, M.V.C., de Macedo Mourelle, L. (2011). Evolutionary IP Mapping for Efficient NoC-Based System Design Using Multi-objective Optimization. In: Nedjah, N., dos Santos Coelho, L., Mariani, V.C., de Macedo Mourelle, L. (eds) Innovative Computing Methods and Their Applications to Engineering Problems. Studies in Computational Intelligence, vol 357. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-20958-1_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-20958-1_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-20957-4

  • Online ISBN: 978-3-642-20958-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics