Skip to main content

Improved-XY: A High Performance Wormhole-Switched Routing Algorithm for Irregular 2-D Mesh NoC

  • Conference paper
Networked Digital Technologies (NDT 2011)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 136))

Included in the following conference series:

Abstract

Modifying irregular routing algorithms which are based on fault-tolerant algorithms, they can be utilized by irregular networks. These algorithms in general use several virtual channels to pass faults. In this paper, a new wormhole-switched routing algorithm for irregular 2-dimensional (2-D) mesh interconnection Network-on-Chip is evaluated, where not only no virtual channel is used for routing but also no virtual channel is used to pass oversized nodes (ONs). We also improve message passing parameters of ONs as well as comparing simulation results of our algorithm and several state of art algorithms. Simulation results show that our proposed algorithm, i-xy (improved/irregular-xy), has a higher saturation point in comparison with extended-xy and OAPR algorithms. Furthermore, it has less blocked messages and higher routed/switched messages in the network. Moreover, the network uses i-xy has higher utilization compared to other networks which uses e-xy and OAPR from 35 percent to 100 percent, for the irregular 2-D mesh NoC.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Ivanov, A., De Micheli, G.: The Network-on-Chip Paradigm in Practice and Research. IEEE Design and Test of Computers 22(5), 399–403 (2005)

    Article  Google Scholar 

  2. Bjerregaard, T., Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys 38(1), 1–51 (2006)

    Article  Google Scholar 

  3. Pande, P., Grecu, C., Jones, M., et al.: Performance Evaluation and Design Trade-Offs for Network-on- Chip Interconnect Architectures. IEEE Trans. Computers 54(8), 1025–1040 (2005)

    Article  Google Scholar 

  4. Palesi, M., Holsmark, R., Kumar, S., et al.: Kumar, Sh., et al.: Application Specific Routing Algorithms for Networks on Chip. IEEE Trans. on Parallel and Distributed Systems 20(3), 316–330 (2009)

    Article  Google Scholar 

  5. Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: Proceedings Design Automation and Test in Europe Conference and Exhibition, Paris, France, March 2000, pp. 250–256 (2000)

    Google Scholar 

  6. Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: ISLPED 2005, California, USA, August 2005 , pp. 387–392( 2005)

    Google Scholar 

  7. Ali, M., Welzl, M., Zwicknagl, M., et al.: Considerations for fault-tolerant network on chips. In: The 17th International Conference on Microelectronics, December 2005, pp. 178–182 (2005)

    Google Scholar 

  8. Matsutani, H., Koibuchi, M., Yamada, Y., et al.: Non-minimal routing strategy for application-specific networks-on-chips. In: ICPP 2005, International Conference Workshops on Parallel Proceeding, June 2005, pp. 273–280 (2005)

    Google Scholar 

  9. Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. on Computers 36(5), 547–553 (1987)

    Article  MATH  Google Scholar 

  10. Rezazadeh, A., Fathy, M.: An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip. In: International Conference on Embedded Software and Systems, pp. 505–510 (2009)

    Google Scholar 

  11. Rezazadeh, A., Fathy, M.: Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip. In: 2nd International Conference on Contemporary Computing (IC3-2009), Communications in Computer and Information Science (CCIS), pp. 81–92. Springer, Heidelberg (2009)

    Google Scholar 

  12. Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Trans. Computers 44(7), 848–864 (1995)

    Article  MATH  Google Scholar 

  13. Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks: An engineering approach. Morgan Kaufmann, San Francisco (2003)

    Google Scholar 

  14. Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings Design Automation Conference, USA, June 2001, pp. 684–689 (2001)

    Google Scholar 

  15. Wu, J.: A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model. IEEE Trans. on Computers 52(9), 1154–1169 (September 2003)

    Article  Google Scholar 

  16. Lin, S.Y., Huang, C. H., Chao, C.H., Wu, A.: Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks. IEEE Trans. On Computers 57(9), 1156–1168 (2008)

    Article  MathSciNet  Google Scholar 

  17. Chiu, G.M.: The Odd-Even Turn Model for Adaptive Routing. IEEE Trans. on Parallel and Distributed Systems 11(7), 729–737 (2000)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Momeni, L., Rezazadeh, A., Abednejad, D. (2011). Improved-XY: A High Performance Wormhole-Switched Routing Algorithm for Irregular 2-D Mesh NoC. In: Fong, S. (eds) Networked Digital Technologies. NDT 2011. Communications in Computer and Information Science, vol 136. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22185-9_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-22185-9_9

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-22184-2

  • Online ISBN: 978-3-642-22185-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics