Abstract
In component testing for a single function, a functional black box testing based on specification of the function and a white box testing based on the program structure are performed. However, It is difficult to verify a logical correctness of the program by these testing methods. In this paper, a novel verification method to achieve it is proposed. Conventional testing usually compares output from program with expected output, our method models the function specification and the implemented specification as a Decision Table format, then compare them. We applied this method to some commercial programs. As a result, we could verify correctness of the logics implemented in the programs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
ISTQB, Certified Tester Foundation Level Syllabus, version 2011 (2011)
Myers, G.J.: The Art of Software Testing, 2nd edn. John Wiley and Sons, Chichester (2004)
Lee, C.: A Practitioner’s Guide to Software Test Design. Artech House, Boston (2003)
Beizer, B.: Software Testing Techniques, 2nd edn. International Thomson Computer Press (1990)
Clarke, L.A.: A system to generate test data and symbolically execute programs. IEEE Transactions on Software Engineering 2(3), 215–222 (1976)
Godefroid, P., Klarlund, N., Sen, K.: DART: Directed automated random testing. In: Proc. of the ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation, PLDI (2005)
Sen, K., Marinov, D., Agha, G.: CUTE: A concolic unit testing engine for C. In: 5th Joint Meeting of the European Software Engineering Conference and ACM SIGSOFT Symposium on the Foundations of Software Engineering (ESEC/FSE 2005). ACM, New York (2005)
Burnim, J., Sen, K.: Heuristics for Dynamic Test Generation (short paper). In: 23rd IEEE/ACM International Conference on Automated Software Engineering, ASE (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Uetsuki, K., Matsuodani, T., Tsuda, K. (2011). Software Logical Structure Verification Method by Modeling Implemented Specification. In: König, A., Dengel, A., Hinkelmann, K., Kise, K., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based and Intelligent Information and Engineering Systems. KES 2011. Lecture Notes in Computer Science(), vol 6883. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23854-3_36
Download citation
DOI: https://doi.org/10.1007/978-3-642-23854-3_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23853-6
Online ISBN: 978-3-642-23854-3
eBook Packages: Computer ScienceComputer Science (R0)