Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6951))

Abstract

This paper studies the operation of the pass transistor structure taking into account secondary effects which become intense in nanoscale technologies. The different regions of operation are determined and the differential equation which describes the pass transistor operation is solved analytically. Appropriate approximations about the current waveforms are used simplifying the modeling procedure without significant influence on the accuracy. The evaluation of the model was made through comparison with HSpice simulation results and by using three different technologies: CMOS 65 nm, CMOS 32 nm and CMOS 32nm with high-K dielectric.

This work has been supported by FP7, ERA-WIDE JEWEL project 266507, 2010 -2013, funded by European Union.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Zimmermann, R., Fichtner, W.: Low power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits 32, 1079–1090 (1997)

    Article  Google Scholar 

  2. Bisdounis, L., Nikolaidis, S., Koufopavlou, O.: Analytical Transient Response and Propagation Delay Evaluation of the CMOS Inverter for Short-channel Devices. IEEE Journal of Solid-State Circuits 33(2), 302–306 (1998)

    Article  Google Scholar 

  3. Chatzigeorgiou, A., Nikolaidis, S., Tsoukalas, I.: A Modeling Technique for CMOS Gates. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 18(5), 557–575 (1999)

    Article  Google Scholar 

  4. Nikolaidis, S., Nikolaidis, T.: Analyzing the Operation of the Basic Pass Transistor Structure. International Journal of Circuit Theory and Applications 35, 1–15 (2007)

    Article  MATH  Google Scholar 

  5. Sakurai, T., Newton, A.R.: Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid State Circuits 25, 584–594 (1990)

    Article  Google Scholar 

  6. Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits; A design perspective, 2nd edn. Prentice Hall, Englewood Cliffs (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chaourani, P., Pappas, I., Nikolaidis, S., Rjoub, A. (2011). Pass Transistor Operation Modeling for Nanoscale Technologies. In: Ayala, J.L., García-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24154-3_6

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24153-6

  • Online ISBN: 978-3-642-24154-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics