Skip to main content

PKDPA: An Enhanced Probabilistic Differential Power Attack Methodology

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNSC,volume 7107))

Abstract

The paper presents an enhancement of univariate Differential Power Analysis (DPA), referred to as Probable Key Differential Power Analysis (PKDPA). The proposed analysis uses the standard Difference of Means (DoM) test as the distinguisher and employs its enhancement strategy to reduce the number of power traces required to mount the attack. Theoretical analysis for the developed attack has been furnished to justify the efficiency of the proposed attack in retrieving the key using significantly less number of traces compared to conventional DPA attacks. The theoretical claims have been supported by extensive experiments on real life attacks mounted on Field Programmable Gate Array (FPGA) implementations of the Data Encryption Standard (DES), Triple-DES (3-DES) and the Advanced Encryption Standard (AES). The efficacy of the proposed method is further proved by attacking a masked implementation of AES using only 13,000 power traces.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  2. Bévan, R., Knudsen, E.: Ways to Enhance Differential Power Analysis. In: Lee, P.J., Lim, C.H. (eds.) ICISC 2002. LNCS, vol. 2587, pp. 327–342. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  3. Boracchi, G., Breveglieri, L.: A Study on the Efficiency of Differential Power Analysis on AES S-Box. Technical Report (January 15, 2007)

    Google Scholar 

  4. Mangard, S., Oswald, E., Standaert, F.-X.: All for one-one for all: Unifying univariate DPA attacks. IET Information Security 5(2), 100–110 (2011)

    Article  Google Scholar 

  5. National Institute of Standards and Technology, Data Encryption Standard, in Federal Information Processing Standard 46-2, http://www.itl.nist.gov/fipspubs/fip46-2.htm

  6. Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Examining Smart-Card Security under the Threat of Power Analysis Attacks. IEEE Trans. Comput. 51(5), 541–552 (2002)

    Article  MathSciNet  Google Scholar 

  7. Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: Proceedings of International Conference on Hardware Software Codesign (CODES+ISSS), pp. 45–50. ACM (2007)

    Google Scholar 

  8. Brier, E., Clavier, C., Olivier, F.: Correlation Power Analysis with a Leakage Model. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 16–29. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  9. Le, T.-H., Clédière, J., Canovas, C., Robisson, B., Servière, C., Lacoume, J.-L.: A Proposition for Correlation Power Analysis Enhancement. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 174–186. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

  10. Katashita, T., Satoh, A., Sugawara, T., Homma, N., Aoki, T.: Enhanced Correlation Power Analysis Using Key Screening Technique. In: RECONFIG 2008: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 403–408. IEEE Computer Society, Washington, DC, USA (2008)

    Chapter  Google Scholar 

  11. Li, H., Wu, K., Peng, B., Zhang, Y., Zheng, X., Yu, F.: Enhanced Correlation Power Analysis Attack on Smart Card. In: International Conference for Young Computer Scientists, pp. 2143–2148 (2008)

    Google Scholar 

  12. Le, T. h., Nguyen-vuong, Q.t., Canovas, C., Clédière, J.: Novel Approaches for Improving the Power Consumption Models in Correlation Analysis, http://eprint.iacr.org/2007/306.pdf

  13. Chari, S., Rao, J.R., Rohatgi, P.: Template Attacks. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 13–28. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  14. Doget, J., Prouff, E., Rivain, M., Standaert, F.-X.: Univariate side channel attacks and leakage modeling. J. Cryptographic Engineering 1(2), 123–144 (2011)

    Article  Google Scholar 

  15. Schindler, W., Lemke, K., Paar, C.: A Stochastic Model for Differential Side Channel Cryptanalysis. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 30–46. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  16. Standaert, F.-X., Malkin, T.G., Yung, M.: A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks. In: Joux, A. (ed.) EUROCRYPT 2009. LNCS, vol. 5479, pp. 443–461. Springer, Heidelberg (2009)

    Chapter  Google Scholar 

  17. Standaert, F.-X., van Oldeneel tot Oldenzeel, L., Samyde, D., Quisquater, J.-J.: Differential Power Analysis of FPGAs: How Practical is the Attack? In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  18. Örs, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA – First Experimental Results. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 35–50. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  19. Standaert, F.-X., Örs, S.B., Preneel, B.: Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 30–44. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  20. Standaert, F.-X., Mace, F., Peeters, E., Quisquater, J.-J.: Updates on the security of fPGAs against power analysis attacks. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006. LNCS, vol. 3985, pp. 335–346. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

  21. Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security). Springer-Verlag New York, Inc., Secaucus (2007)

    MATH  Google Scholar 

  22. Canovas, C., Clédière, J.: What do S-boxes Say in Differential Side Channel Attacks? Cryptology ePrint Archive. Tech. Rep. (2005)

    Google Scholar 

  23. Hagerup, T., Rüb, C.: A guided tour of Chernoff bounds. Information Processing Letters 33(6), 305–308 (1990)

    Article  MathSciNet  MATH  Google Scholar 

  24. Akkar, M.-L., Giraud, C.: An Implementation of DES and AES, Secure against Some Attacks. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 309–318. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  25. Golic, J.D., Tymen, C.: Multiplicative Masking and Power Analysis of AES. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 198–212. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  26. Trichina, E., Seta, D.D., Germani, L.: Simplified Adaptive Multiplicative Masking for AES. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 187–197. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  27. Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A Side-Channel Analysis Resistant Description of the AES S-Box. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol. 3557, pp. 413–423. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  28. Mangard, S., Pramstaller, N., Oswald, E.: Successfully Attacking Masked AES Hardware Implementations. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 157–171. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  29. Standaert, F.-X., Örs, S.B., Quisquater, J.-J., Preneel, B.: Power Analysis Attacks Against FPGA Implementations of the DES. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 84–94. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Saha, D., Mukhopadhyay, D., RoyChowdhury, D. (2011). PKDPA: An Enhanced Probabilistic Differential Power Attack Methodology. In: Bernstein, D.J., Chatterjee, S. (eds) Progress in Cryptology – INDOCRYPT 2011. INDOCRYPT 2011. Lecture Notes in Computer Science, vol 7107. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25578-6_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-25578-6_3

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-25577-9

  • Online ISBN: 978-3-642-25578-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics