Abstract
High-performance processors usually perform speculative executions for improving the instruction-level parallelism. In the speculative executions, the most important factor determining the performance is the accuracy of the branch predictor. As this accuracy becomes higher, thereby enhancing the instruction-level parallelism, the hardware complexity of the branch prediction logic increases. In the conventional 2D multi-core processor, the branch predictor is not classified as the hot unit. However, in the 3D multi-core processor where the power density is substantially high, the temperature of the complicated branch predictor also becomes high, which causes a negative impact on the processor reliability. To reduce the temperature of the branch predictor in the 3D multi-core processor, we propose the thermal management technique which determines the hardware complexity of the branch predictor in each layer by considering the temperature. According to our experimental results, the proposed complexity adaptive branch predictor technique shows a superior thermal efficiency than the conventional dynamic thermal management technique.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Falcon, A., Stark, J.: Prophet/Critic Hybrid Branch Predictor. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, Munchen, Germany, pp. 250–262 (2004)
Evers, M., Chang, P.Y., Patt, Y.N.: Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, Philadelphia, PA, USA, pp. 3–11 (1996)
Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning confidence to conditional branch predictions. In: Proceedings of the 29th Annual International Symposium on Microarchitecture, Paris, France, pp. 142–152 (1996)
Jimenez, D.A.: Fast path-based neural branch prediction. In: Proceedings of the 36th Annual International Symposium on Microarchitecture, San Diego, CA, USA, pp. 243–252 (2003)
Loh, G.H., Henry, D.S.: Predicting conditional branches with fusion-based hybrid predictors. In: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, Charlottesville, VA, USA, pp. 165–176 (2002)
Jimenez, D.A., Lin, C.: Dynamic Branch Prediction with Perceptron. In: Proceedings of the International Symposium on High Performance Computer Architecture, Nuevo Leone, Mexico, pp. 197–206 (2001)
Kwak, J.W., Jhon, C.S.: High-performance embedded branch predictor by combining branch direction history and global branch history. Journal of Computers & Digital Techniques 2(2), 142–254 (2008)
Simon, B., Calder, B., Ferrante, J.: Incorporating predicate information into branch predictors. In: Proceedings of the International Symposium on High Performance Computer Architecture, Anaheim, California, USA, pp. 53–64 (2003)
Kise, K., Katagiri, T., Honda, H., Yuda, T.: The bimode++ branch predictor. In: Proceedings of Innovative Architecture for Future Generation High-Performance Processors and Systems, Maryland, USA, pp. 17–25 (2005)
Torregiani, C., Oprins, H., Vandevelde, B., Beyen, E., De Wolf, I.: Compact Thermal Modeling of Hot spots in Advanced 3D-Stacked ICs. In: Proceedings of Electronics Packaging Technology Conference, Singapore, pp. 131–136 (2009)
Joyner, J.W., Zarkesh-Ha, P., Meindl, J.D.: A Stochastic Global Net-length Distribution for a Three-Dimensional System on Chip (3D-SoC). In: Proceedings of the 14th IEEE International ASIC/SOC Conference, Arlington, VA, USA, pp. 147–151 (2001)
Puttaswamy, K., Loh, G.H.: Thermal Analysis of a 3D Die Stacked High Performance Microprocessor. In: Proceedings of ACM Great Lakes Symposium on VLSI, Philadelphia, USA, pp. 19–24 (2006)
Xie, Y., et al.: Design Space Exploration for 3D Architecture. ACM Journal of Emerging Technologies for Computer Systems 2(2), 65–103 (2006)
Donald, J., Martonosi, M.: Techniques for multicore thermal management: Classification and new exploration. In: Proceedings of 33rd International Symposium on Computer Architecture, Bostone, MA, USA, pp. 78–88 (2006)
Lee, C.J., Kim, H., Mutlu, O., Patt, Y.N.: Performance-Aware Speculation Control using Wrong Path Usefulness Prediction. In: Proceedings of the International Symposium on High Performance Computer Architecture, Salt Lake City, UT, USA, pp. 39–49 (2008)
Coskun, A.K., Kahng, A.B., Rosing, T.S.: Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures. In: Proceedings of 12th Euromicro Conference on Digital System Design and Architectures, Methods and Tools, Patras, Greece, pp. 183–190 (2009)
SPEC CPU2000 Benchmarks, http://www.specbench.org
Burger, D.C., Austin, T.M.: The SimpleScalar tool set, version 2.0. ACM SIGARCH CAN 25(3), 13–25 (1997)
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proc. of the 27th International Symposium on Computer Architecture, Vancouver, pp. 83–94 (2000)
McFarling, S.: Combining branch predictors. Technical Report TN-36, Compaq Western Research Lab. (1993)
Skadron, K., Stan, M.R., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-Aware Microarchitecture. In: Proceedings of the 30th International Symposium on Computer Architecture, San Diego, CA, USA, pp. 2–13 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ahn, J.W., Son, D.O., Jeon, H.G., Kim, J.M., Kim, C.H. (2011). Complexity Adaptive Branch Predictor for Thermal-Aware 3D Multi-core Processors. In: Kim, Th., Adeli, H., Stoica, A., Kang, BH. (eds) Control and Automation, and Energy System Engineering. CES3 CA 2011 2011. Communications in Computer and Information Science, vol 256. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-26010-0_41
Download citation
DOI: https://doi.org/10.1007/978-3-642-26010-0_41
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-26009-4
Online ISBN: 978-3-642-26010-0
eBook Packages: Computer ScienceComputer Science (R0)