Abstract
The work in this paper designs a 4-bit content addressable memory (CAM) architecture using carbon nanotube field effect transistors (CNTFETs). CAM is a special class of memory that is used to search a given data inside the memory. CAMs are used in high speed serach operations such as network routers. The proposed design is very efficient in terms speed and power as compared to its CMOS counterpart.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
International Technology Roadmap for Semiconductors (ITRS) reports, http://www.itrs.net/reports.html
Pagiamtzis, K., Sheikholeslami, A.: Content-addressable memory (CAM) circuits and architectures: a tutorial and survey. IEEE Journal of Solid-state Circuits 41(3), 712–727 (2006)
Stanford University CNFET Model Web site, http://nano.stanford.edu/model.php?id=23
Deng, J., Wong, H.-S.P.: A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Trans. Electron Devices 54(12), 3186–3194 (2007)
Deng, J., Wong, H.-S.P.: A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195–3205 (2007)
Raychowdhury, A., Keshavarzi, A., Kurtin, J., De Kaushik Roy, V.: Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits—DC Analysis and Modeling Toward Optimum Transistor Structure. IEEE Trans. Electron Devices 53(11), 2711–2717 (2006)
Appenzeller, J., Lin, Y.-M., Knoch, J., Avouris, P.: Band-to-band tunneling in carbon nanotube field-effect transistors. Phys. Rev. Lett. 93(19), 196805 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Das, D., Roy, A.S., Rahaman, H. (2012). Design of Content Addressable Memory Architecture Using Carbon Nanotube Field Effect Transistors. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_27
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)