Abstract
Recently, floorplanning problems become more complex since they need to consider standard cells, mixed size blocks, and restricted placeable areas. Analytical method gets popular for placement during integrated circuit design, owing to its good performance. We analyzed analytical method and applied it to solve floorplanning problems. Specifically, we developed a new step size optimization method for conjugate gradient minimization and a new legalization algorithm for fixed-boundary floorplanning. Experimental results show that our algorithm reduces wirelength cost by 4.5% more than that of well-known previous works.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Adya, S.N., Markov, I.L.: Fixed-outline floorplanning: enabling hierarchical design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(6), 1120–1135 (2003)
Murata, H., Fujiyoshi, K., Nakatake, S., Kajitani, Y.: Rectangle-packing-based module placement, Computer-Aided Design, 1995. In: 1995 IEEE/ACM International Conference on ICCAD 1995. Digest of Technical Papers, pp. 472–479, 5–9 (1995)
Nakatake, S., Fujiyoshi, K., Murata, H., Kajitani, Y.: Module packing based on the BSG-structure and IC layout applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17(6), 519–530 (1998)
Hong, X.L., Dong, S.Q., Huang, G., Ma, Y.C., Cai, Y., Cheng, C.K., Gu, J.: A non-slicing floorplanning algorithm using corner block list topological representation. In: The 2000 IEEE Asia-Pacific Conference on Circuits and Systems. IEEE APCCAS 2000, pp. 833–836 (2000)
Chang, Y.C., Chang, Y.W., Wu, G.M., Wu, S.W.: B*-trees: a new representation for non-slicing floorplans. In: Proceedings of 37th Design Automation Conference, pp. 458–463 (2000)
Lin, J.M., Chang, Y.W.: TCG: a transitive closure graph-based representation for non-slicing floorplans. In: Proceedings of Design Automation Conference, pp. 764–769 (2001)
William, C.N., Ross, D., Lu, S.: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. U.S. Patent 6 301 693, October 9 (2001)
Chan, T., Cong, J., Sze, K.: Multilevel generalized force-directed method for circuit placement. In: Proc. ACM Int. Phys. Des., pp. 185–192 (April 2005)
Chen, T.C., Jiang, Z.W., Hsu, T.C., Chen, H.C., Chang, Y.W.: NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(7), 1228–1240 (2008)
Cong, J., Luo, G., Radke, E.: Highly Efficient Gradient Computation for Density-Constrained Analytical Placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(12), 2133–2144 (2008)
Cong, J., Romesis, M., Shinned, J.R.: Fast floorplanning by look-ahead enabled recursive bipartitioning. In: Design Automation Conference Proceedings of the ASP-DAC 2005. Asia and South Pacific, January 18-21, vol. 2, pp. 1119–1122 (2005)
Liu, R., Dong, S.Q., Hong, X.L., Kajitani, Y.: Fixed-outline floorplanning with constraints through instance augmentation. In: IEEE International Symposium on Circuits and Systems, ISCAS 2005, May 23-26, vol. 2, pp. 1883–1886 (2005)
Adya, S.N., Chaturvedi, S., Roy, J.A., Papa, D.A., Markov, I.L.: Unification of partitioning, placement and floorplanning. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD 2004, November 7-11, pp. 550–557 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lim, I., Song, H., Shin, H. (2012). Integrated Circuit Floorplanning by Using an Analytical Algorithm. In: Lee, G., Howard, D., Kang, J.J., Ślęzak, D. (eds) Convergence and Hybrid Information Technology. ICHIT 2012. Lecture Notes in Computer Science, vol 7425. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-32645-5_51
Download citation
DOI: https://doi.org/10.1007/978-3-642-32645-5_51
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-32644-8
Online ISBN: 978-3-642-32645-5
eBook Packages: Computer ScienceComputer Science (R0)