Skip to main content
SpringerLink
Log in

The WCET Analysis Tool CalcWcet167

  • Conference paper
Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies (ISoLA 2012)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7610))

Abstract

Determining upper bounds for the worst-case execution time (WCET) is mandatory to ensure timeliness of hard real-time systems. To be of practical use, such WCET estimates also have to be precise.

In this paper we present the WCET analysis tool CalcWcet167, which supports the Infineon C167 processor as its main target. CalcWcet167 was designed with the goal to enable research on WCET analysis. This is achieved by interfacing to a modified version of the GCC compiler. Besides describing the tool by itself, we show what kind of useful research has been enabled by this approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckman, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstrom, P.: The worst-case execution time problem - overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems (TECS) 7(3) (April 2008)

    Google Scholar 

  2. Kirner, R., Puschner, P.: Obstacles in worst-cases execution time analysis. In: Proc. 11th IEEE International Symposium on Object-oriented Real-time Distributed Computing, Orlando, Florida, pp. 333–339 (May 2008)

    Google Scholar 

  3. Kirner, R.: Development and Analysis of Time-Predictable Real-Time Systems. Habilitation treatise, Technische Universität Wien, Vienna, Austria (February 2010)

    Google Scholar 

  4. Huber, B., Puffitsch, W., Puschner, P.: Towards an open timing analysis platform. In: Proc. 11th International Workshop on Worst-Case Execution Time Analysis, Porto, Portugal, OCG (July 2011)

    Google Scholar 

  5. Kirner, R., Puschner, P.: Transformation of path information for WCET analysis during compilation. In: Proc. 13th IEEE Euromicro Conference on Real-Time Systems, Delft, The Netherlands, Technical University of Delft, pp. 29–36 (June 2001)

    Google Scholar 

  6. Kirner, R.: Integration of static runtime analysis and program compilation. Master’s thesis, Technische Universität Wien, Vienna, Austria (May 2000)

    Google Scholar 

  7. Kirner, R.: User’s Manual - WCET-Analysis Framework based on wcetC. Vienna University of Technology, Vienna, Austria. 0.0.3 edn. (July 2001), http://www.vmars.tuwien.ac.at/~raimund/calc_wcet/

  8. Kirner, R.: The programming language wcetC. Technical Report 02/2002, Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 1-3/182-1, 1040 Vienna, Austria (2002)

    Google Scholar 

  9. Atanassov, P., Kirner, R., Puschner, P.: Using real hardware to create an accurate timing model for execution-time analysis. In: International Workshop on Real-Time Embedded Systems RTES (in Conjunction with 22nd IEEE RTSS 2001), London, UK (December 2001)

    Google Scholar 

  10. Atanassov, P.: Experimental Assessment of Worst-Case Program Execution Times. PhD thesis, Technische Universität Wien, Vienna (May 2003)

    Google Scholar 

  11. INFINEON: C167CR Derivatives. 16-Bit Single-Chip Microcontroller. User’s Manual. Version 3.0. Infineon Technologies AG (February 2000)

    Google Scholar 

  12. Li, Y.T.S., Malik, S., Wolfe, A.: Cache modeling for real-time software: Beyond direct mapped instruction caches. In: Proc. 17th Real-Time Systems Symposium, pp. 254–263. IEEE (December 1996)

    Google Scholar 

  13. Puschner, P., Schedl, A.V.: Computing maximum task execution times – a graph-based approach. Journal of Real-Time Systems 13, 67–91 (1997)

    Article  Google Scholar 

  14. Kirner, R., Puschner, P.: Classification of WCET analysis techniques. In: Proc. 8th IEEE International Symposium on Object-oriented Real-time distributed Computing, Seattle, WA, pp. 190–199 (May 2005)

    Google Scholar 

  15. Li, Y.T.S., Malik, S., Wolfe, A.: Efficient microarchitecture modeling and path analysis for real-time software. In: Proc. IEEE Real-Time Systems Symposium, pp. 298–307 (December 1995)

    Google Scholar 

  16. Kirner, R., Puschner, P.: Classification of code annotations and discussion of compiler-support for worst-case execution time analysis. In: Proc. 5th International Workshop on Worst-Case Execution Time Analysis, Palma, Spain (July 2005)

    Google Scholar 

  17. Kirner, R., Puschner, P., Prantl, A.: Transforming flow information during code optimization for timing analysis. Real-Time Systems 45(1), 72–105 (2010)

    Article  MATH  Google Scholar 

  18. Klingerman, E., Stoyenko, A.D.: Real-time euclid: A language for reliable real-time systems. IEEE Transactions on Software Engineering 12(9), 941–989 (1986)

    Google Scholar 

  19. Kirner, R., Knoop, J., Prantl, A., Schordan, M., Wenzel, I.: WCET analysis: The annotation language challenge. In: Proc. 7th International Workshop on Worst-Case Execution Time Analysis, Pisa, Italy, pp. 83–99 (July 2007)

    Google Scholar 

  20. Kirner, R., Knoop, J., Prantl, A., Schordan, M., Kadlec, A.: Beyond loop bounds: Comparing annotation languages for worst-case execution time analysis. Software and Systems Modeling 10(3), 411–437 (2011)

    Article  Google Scholar 

  21. Engblom, J.: Worst-case execution time analysis for optimized code. Master’s thesis, Uppsala University, Uppsala, Sweden (September 1997)

    Google Scholar 

  22. Engblom, J., Ermedahl, A., Altenbernd, P.: Facilitating worst-case execution time analysis for optimized code. In: Proc. 10th Euromicro Real-Time Workshop, Berlin, Germany (June 1998)

    Google Scholar 

  23. Schulte, D.: Flow Facts für WCET-optimierende Compiler: Modellierung und Transformation. VDM Verlag, Germany (2007) ISBN: 978-3836448130

    Google Scholar 

  24. Lokuciejewski, P.: A WCET-Aware Compiler. Design, Concepts and Realization. Vdm Verlag Dr. Müller (August 2007) ISBN: 978-3836418485

    Google Scholar 

  25. Lokuciejewski, P., Falk, H., Marwedel, P., Theiling, H.: WCET-driven, code-size critical procedure cloning. In: Proc. 11th International Workshop on Software and Compilers for Embedded Systems, Munich, Germany, pp. 21–30 (March 2008)

    Google Scholar 

  26. Kirner, R., Lang, R., Freiberger, G., Puschner, P.: Fully automatic worst-case execution time analysis for Matlab/Simulink models. In: Proc. 14th Euromicro Conference on Real-Time Systems, Vienna, Austria, Vienna University of Technology, pp. 31–40. IEEE (June 2002)

    Google Scholar 

  27. Prantl, A., Schordan, M., Knoop, J.: Tubound - a conceptually new tool for worst-case execution time analysis. In: Proc. 8th International Workshop on Worst-Case Execution Time Analysis, Prague, Czech Republic (July 2008)

    Google Scholar 

  28. Knoop, J., Kovács, L., Zwirchmayr, J.: Symbolic loop bound computation for wcet analysis. In: Proc. 8th Ershov Informatics Conference. PSI Conference Series (2011)

    Google Scholar 

  29. Knoop, J., Kovács, L., Zwirchmayr, J.: r-TuBound: Loop Bounds for WCET Analysis (Tool Paper). In: Bjørner, N., Voronkov, A. (eds.) LPAR-18 2012. LNCS, vol. 7180, pp. 435–444. Springer, Heidelberg (2012)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. University of Hertfordshire, United Kingdom

    Raimund Kirner

Authors
  1. Raimund Kirner
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Informatik, Universität Potsdam, August-Bebel-Straße 89, 14482, Potsdam, Germany

    Tiziana Margaria

  2. Fakultät für Informatik, Technische Universität Dortmund, Otto-Hahn-Straße 14, 44227, Dortmund, Germany

    Bernhard Steffen

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kirner, R. (2012). The WCET Analysis Tool CalcWcet167. In: Margaria, T., Steffen, B. (eds) Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies. ISoLA 2012. Lecture Notes in Computer Science, vol 7610. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34032-1_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-34032-1_17

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-34031-4

  • Online ISBN: 978-3-642-34032-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation