Skip to main content

Effective Implementation of DES Algorithm for Voice Scrambling

  • Conference paper

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 335))

Abstract

This paper presents a high performance reconfigurable hardware implementation of speech scrambling–descrambling system which can be used for military and high security environments. The scrambling algorithm is based on DES algorithm with a novel skew core key scheduling. The scrambled speech signal is not intelligible to the listener, but the recovered audio is very clear. This type of encryption can be used in applications where we need to discourage eavesdropping from co-channel users or RF scanners. The DES design is implemented on Virtex 5 XC5VLX110T Field Programming Gate Arrays (FPGA) technology. Final 16-stage pipelined design is achieved with encryption rate of 35.5 Gbit/s and 2140 number of Configurable logic blocks (CLBs).

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Alani, M.M.: DES96-improved DES security. In: 7th International Multi-Conference on Systems Signals and Devices, SSD (2010)

    Google Scholar 

  2. Wilcox, D.C., Pierson, L.G., Robertson, P.J., Witzke, E.L., Gass, K.: A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond. In: Koç, Ç.K., Paar, C. (eds.) CHES 1999. LNCS, vol. 1717, pp. 37–48. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  3. Patterson, C.: High performance DES encryption in virtex FPGAs using Jbits. In: Proc. IEEE Symp. on Fieldprogrammable Custom Computing Machines, FCCM 2000, Napa Valley, CA, USA, pp. 113–121. IEEE Comput. Soc., CA (2000)

    Chapter  Google Scholar 

  4. Kaps, J.-P., Paar, C.: Fast DES Implementations for FPGAs and Its Application to a Universal Key-Search Machine. In: Tavares, S., Meijer, H. (eds.) SAC 1998. LNCS, vol. 1556, pp. 234–247. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  5. Free-DES Core (2000), http://www.free-ip.com/DES/

  6. McLoone, M., McCanny, J.: High-performance FPGA implementation of DES using a novel method for implementing the key schedule. IEE Proc.: Circuits, Devices & Systems 150, 373–378 (2003)

    Article  Google Scholar 

  7. Biham, E.: A Fast New DES Implementation in Software. In: Biham, E. (ed.) FSE 1997. LNCS, vol. 1267, pp. 260–272. Springer, Heidelberg (1997); Van Der Lubbe, J.C.A.: Basic methods of cryptography. Cambridge University Press (1998); In: Proceedings of TENCO 1997. IEEE (December 1997)

    Chapter  Google Scholar 

  8. Patel, V., Joshi, C., Saxena, A.K.: FPGA implementation of DES using pipelining concept with skew core key scheduling. Journal of Theoritical and Applied Information Technology (2005-2009)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

John, J.E., Remya Ajai, A.S., Poornachandran, P. (2012). Effective Implementation of DES Algorithm for Voice Scrambling. In: Thampi, S.M., Zomaya, A.Y., Strufe, T., Alcaraz Calero, J.M., Thomas, T. (eds) Recent Trends in Computer Networks and Distributed Systems Security. SNDS 2012. Communications in Computer and Information Science, vol 335. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34135-9_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-34135-9_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-34134-2

  • Online ISBN: 978-3-642-34135-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics