Abstract
In order to protect cryptographic devices against power analysis attacks, circuit level countermeasures can be used. Using dynamic current mode logic(DyCML) is an efficient countermeasure providing that the routing of dual-rail signals is balanced. In this paper, we have developed a new logic style based on DyCML, which provides side-channel security without the balanced routing requirement. Simulations of 1-bit full adder were performed to compare the proposed logic style with SABL and DyCML in terms of side-channel security. Post layout simulation results show improvement of normalized energy deviation(NED) of 50% and normalized standard deviation(NSD) of 63% compared with DyCML. Finally, for the AES Sbox simulation, our proposed logic style improves by 31% in NED and by 40% in NSD compared to other secure logics.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)
Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: ESSCIRC 2002, pp. 403–406 (2002)
Bucci, M., Giancane, L., Luzzi, R., Trifiletti, A.: Three-Phase Dual-Rail Pre-charge Logic. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 232–241. Springer, Heidelberg (2006)
Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistanct ASIC of FPGA Implementation. In: DATE 2004, pp. 246–251 (2004)
Mace, F., Standaert, F.X., Hassoune, I., Legat, J.D., Quisquater, J.J.: A Dynamic Current Mode Logic to Counteract Power Analysis Attacks. In: DCIS 2004, pp. 186–191 (2004)
Yamashina, M., Yamada, H.: Mos current mode logic MCML circuit for low-power GHz processors. NEC Research Development 36(1), 54–63 (1995)
Regazzoni, F., Eisenbarth, T., Poschmann, A., Großschädl, J., Gurkaynak, F., Macchetti, M., Toprak, Z., Pozzi, L., Paar, C., Leblebici, Y., Ienne, P.: Evaluating Resistance of MCML Technology to Power Analysis Attacks Using a Simulation-Based Methodology. In: Gavrilova, M.L., Tan, C.J.K., Moreno, E.D. (eds.) Trans. on Comput. Sci. IV. LNCS, vol. 5430, pp. 230–243. Springer, Heidelberg (2009)
Badel, S., Guleyupoglu, E., Inac, O., Martinez, A.P., Vietti, P., Gurkaynak, F., Leblebici, Y.: A generic standard cell design methodology for differential circuit styles. In: DATE 2008, pp. 843–848 (2008)
Hassan, H., Anis, M., Elmasry, M.: Design and optimization of MOS current mode logic for parameter variations. VLSI Journal 38, 417–437 (2005)
Allam, M.W., Elmasry, M.: Dynamic Current Mode Logic(DyCML): A New Low-Power High-Performance Logic Style. IEEE Journal of Solid-State Circuits 36(3), 550–558 (2001)
Ren, F., Markovic, D.: True energy-performance analysis of the MTJ-Based logic-in-memory architecture(1-bit full adder). IEEE Transactions on Electron Devices 57(5), 1023–1028 (2010)
Sundstrom, J., Alvandpour, A.: A comparative analysis of logic styles for secure IC’s against DPA attacks. In: NORCHIP 2005, pp. 297–300 (2005)
Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: CARDIS 2004, pp. 143–158 (2004)
Lin, L., Burleson, W.: Analysis and Mitigation of Process Variation impacts on Power-Analysis Tolerance. In: DAC 2009, pp. 238–243 (2009)
Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box. In: Menezes, A. (ed.) CT-RSA 2005. LNCS, vol. 3376, pp. 323–333. Springer, Heidelberg (2005)
Feldhofer, M., Dominikus, S., Wolkerstorfer, J.: Strong Authentication for RFID Systems Using the AES Algorithm. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 357–370. Springer, Heidelberg (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, H., Rozic, V., Verbauwhede, I. (2012). Three Phase Dynamic Current Mode Logic: A More Secure DyCML to Achieve a More Balanced Power Consumption. In: Lee, D.H., Yung, M. (eds) Information Security Applications. WISA 2012. Lecture Notes in Computer Science, vol 7690. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35416-8_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-35416-8_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35415-1
Online ISBN: 978-3-642-35416-8
eBook Packages: Computer ScienceComputer Science (R0)