Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7606))

  • 2160 Accesses

Abstract

This paper investigates design and implementation issues of all-digital delay sensors implemented on FPGAs. The delay sensors discussed here are suitable for monitoring of digital systems during operation. Two topology families are studied. Focusing on power reduction in addition to quality of measurement, corresponding power dissipation reduction techniques are introduced, fully characterized by measurements on actual FPGA hardware implementations. The proposed delay sensors derived by means of an introduced design method, reduce power consumption by 31% for cases of practical interest.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 49.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bowman, K., Tokunaga, C., Tschanz, J., Raychowdhury, A., Khellah, M., Geuskens, B., Lu, S., Aseron, P., Karnik, T., De, V.: All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control. IEEE Transactions on Circuits and Systems - Part I: Regular Papers 58(9), 2017–2025 (2011)

    Article  MathSciNet  Google Scholar 

  2. Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits, 2nd edn. Prentice Hall (January 2003)

    Google Scholar 

  3. Wu, L., Walker, D.: A fast algorithm for critical path tracing in VLSI digital circuits. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2005, pp. 178–186 (October 2005)

    Google Scholar 

  4. Lucas, G., Dong, C., Chen, D.: Variation-Aware placement with Multi-Cycle statistical timing analysis for FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29(11), 1818–1822 (2010)

    Article  Google Scholar 

  5. Zhang, Y., Srivastava, A.: Accurate temperature estimation using noisy thermal sensors. In: 46th ACM/IEEE Design Automation Conference, DAC 2009, pp. 472–477 (July 2009)

    Google Scholar 

  6. Franco, J., Boemo, E., Castillo, E., Parrilla, L.: Ring oscillators as thermal sensors in FPGAs: experiments in low voltage. In: Programmable Logic Conference (SPL), 2010 VI Southern, pp. 133–137 (March 2010)

    Google Scholar 

  7. Parhi, K.K.: VLSI Digital Signal Processing Systems: Design and Implementation, 1st edn. Wiley-Interscience (January 1999)

    Google Scholar 

  8. Datta, B., Burleson, W.: Low-power and robust on-chip thermal sensing using differential ring oscillators. In: 50th Midwest Symposium on Circuits and Systems, MWSCAS 2007, pp. 29–32 (August 2007)

    Google Scholar 

  9. Balankutty, A., Chih, T., Chen, C., Kinget, P.: Mismatch characterization of ring oscillators. In: Custom Integrated Circuits Conference, CICC 2007, pp. 515–518. IEEE (September 2007)

    Google Scholar 

  10. Xilinx: DS202: Virtex-5 data sheet: DC and switching characteristics (October 2006)

    Google Scholar 

  11. Agarwal, K.: On-die sensors for measuring process and environmental variations in integrated circuits. In: Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI, GLSVLSI 2010, pp. 147–150. ACM, New York (2010)

    Chapter  Google Scholar 

  12. Xilinx: UG190: Virtex-5 user guide (July 2006)

    Google Scholar 

  13. Zick, K.M., Hayes, J.P.: On-line sensing for healthier FPGA systems. In: Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2010, pp. 239–248. ACM, New York (2010)

    Chapter  Google Scholar 

  14. Orshansky, M., Nassif, S., Boning, D.: Design for Manufacturability and Statistical Design: A Constructive Approach, 1st edn. Springer Publishing Company, Incorporated (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sakellariou, P., Paliouras, V. (2013). Low-Power Delay Sensors on FPGAs. In: Ayala, J.L., Shang, D., Yakovlev, A. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2012. Lecture Notes in Computer Science, vol 7606. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36157-9_20

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-36157-9_20

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-36156-2

  • Online ISBN: 978-3-642-36157-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics