Abstract
Reconfigurable architectures combine the high flexibility of general purpose processors with the high performance of specialized hardware architectures. They can be implemented on field programmable gate arrays or on custom coarse grain reconfigurable arrays (CGRA). Often the CGRAs are designed in a domain specific way. In this contribution, we present a mixture of both: a domain specific custom reconfigurable architecture implemented with the help of a particular feature of modern Virtex FPGAs (Virtex 5 and up). We show that our custom architecture joins the qualities of both alternatives: a full hardware implementation and a reconfigurable solution based on vendor tools. Our custom tool for the programming of the architecture performs considerably faster than using partial reconfiguration and the standard vendor tools and is smaller than a full hardware solution.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Leucker, M., Schallhart, C.: A brief account of runtime verification. Journal of Logic and Algebraic Programming 78(5), 293–303 (2009)
Bauer, A., Leucker, M., Schallhart, C.: Runtime verification for LTL and TLTL. ACM Transactions on Software Engineering and Methodology (TOSEM) (2009) (in press)
ARM: Coresight (2011), http://www.arm.com/products/system-ip/coresight/index.php
NEXUS-Forum: The Nexus 5001 forum (2011), http://nexus5001.org
Infineon: MCDS - multi-core debug solution (2011), http://www.infineon.com
Hochberger, C., Weiss, A.: Acquiring an exhaustive, continuous and real-time trace from socs. In: IEEE International Conference on Computer Design, ICCD 2008, pp. 356–362 (October 2008)
Dwyer, M.B., Avrunin, G.S., Corbett, J.C.: Patterns in property specifications for finite-state verification. In: International Conference on Software Engineering (ICSE), pp. 411–420. IEEE (1999)
Hempel, G., Hochberger, C.: A resource optimized SoC kit for FPGAs. In: Bertels, K., Najjar, W.A., van Genderen, A.J., Vassiliadis, S. (eds.) International Conference on Field Programmable Logic and Applications (FPL 2007), pp. 761–764. IEEE (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Backasch, R., Hochberger, C. (2013). Custom Reconfigurable Architecture Based on Virtex 5 Lookup Tables. In: Kubátová, H., Hochberger, C., Daněk, M., Sick, B. (eds) Architecture of Computing Systems – ARCS 2013. ARCS 2013. Lecture Notes in Computer Science, vol 7767. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36424-2_16
Download citation
DOI: https://doi.org/10.1007/978-3-642-36424-2_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36423-5
Online ISBN: 978-3-642-36424-2
eBook Packages: Computer ScienceComputer Science (R0)