Skip to main content

A Novel Negative-Correlation Redundancy Evolutionary Framework Based on Stochastic Ranking for Fault-Tolerant Design of Analog Circuit

  • Conference paper
Advances in Swarm Intelligence (ICSI 2013)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7928))

Included in the following conference series:

Abstract

The fault-tolerant evolutionary design based on negative-correlation redundancy technique is an effective way to improve the fault-tolerance of analog circuits with uncertain faults. In the existing negative-correlation redundancy evolutionary framework (ENCF), the negative-correlation penalty coefficient plays an important role, and it affects the performance of ENCF greatly. However, the value of the negative-correlation penalty coefficient is heavily dependent on the experience of designers. In this paper, we propose a new negative-correlation redundancy evolutionary framework based on stochastic ranking strategy. In order to make comparisons with the existing researches, we employ analog filter as a design example. Experimental results show that the framework proposed in this paper can generate negatively correlated redundancies without specifying the penalty coefficient, and it shows a relatively high ability to convergence compared to ENCF.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Schnier, T., Yao, X.: Using Negative Correlation to Evolve Fault-Tolerant Circuits. In: Proceedings of the 5th International Conference on Evolvable Systems, pp. 35–46 (2003)

    Google Scholar 

  • Liu, M., He, J.: Negatively-Correlated Redundancy Circuits Evolution: A New Way of Robust Analog Circuit Synthesizing. In: Third International Workshop on Advanced Computational Intelligence, Suzhou, Jiangsu, China, August 25-27 (2010)

    Google Scholar 

  • Liu, M., He, J.: An Evolutionary Negative-Correlation Framework for Robust Analog-Circuit Design under Uncertain Faults. IEEE Transactions on Evolutionary Computation (2012)

    Google Scholar 

  • Liu, M.: Analog circuits evolution design and the study of negative-correlation evolutionary framework for fault tolerant of analog circuits. Science and Technology University of Science and Technology of China, Anhui (2012)

    Google Scholar 

  • Kim, K.-J., Wong, A., Lipson, H.: Automated synthesis of resilient and tamper-evident analog circuits without a single point of failure. Genet Program Evolvable Mac 11(2010), 34–59 (2010)

    Google Scholar 

  • Kim, K.-J., Chob, S.-J.: Automated synthesis of multiple analog circuits using evolutionary computation for redundancy-based fault-tolerance. Applied Soft Computing 12(4), 1309–1321 (2012)

    Article  Google Scholar 

  • Chang, H., He, J.: Structure diversity design of analog circuits by evolution computation for fault-tolerance. In: 2012 International Conference on Systems and informatics (2012)

    Google Scholar 

  • Runarsson, T.P., Yao, X.: Stochastic Ranking for Constrained Evolutionary Optimization. IEEE Transactions on evolutionary computation 4(3) (2012)

    Google Scholar 

  • Liu, Y., Yao, X.: Ensemble Learning Via Negative Correlation. Neural Networks 12, 1399–1404 (1999)

    Article  Google Scholar 

  • Liu, Y., Yao, X., Higuchi, T.: Evolutionary Ensembles with Negative Correlation Learning. IEEE Transactions on Evolutionary Computation 4(4), 380–387 (1999)

    Google Scholar 

  • Lohn, J.D., Colonbano, S.P.: A Circuit Representation Techniques for Automated Circuit Design. IEEE Transactions on Automatic Control 3(3), 205–219 (1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lin, C., He, J. (2013). A Novel Negative-Correlation Redundancy Evolutionary Framework Based on Stochastic Ranking for Fault-Tolerant Design of Analog Circuit. In: Tan, Y., Shi, Y., Mo, H. (eds) Advances in Swarm Intelligence. ICSI 2013. Lecture Notes in Computer Science, vol 7928. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38703-6_65

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-38703-6_65

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-38702-9

  • Online ISBN: 978-3-642-38703-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics