Abstract
The safety analysis of interlocking railway systems involves verifying collision and derailment freedom. In this paper we propose a structured way of refining track plans, in order to expand track segments so that they form collections of track segments. We show how the abstract model can be model checked to ensure the safety properties, which must also hold in the corresponding concrete track plan, so that we will never need to model check the concrete track plan directly. We also identify the minimal number of trains that needs to be considered as part of the model checking, and we demonstrate the practicality of the approach on various scenarios.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Advance FP7 project, http://www.advance-ict.eu/ (accessed: July 23, 2012)
Practical formal validation method for interlocking or automated systems, http://www.dcds11.uni-saarland.de/plenaries/practical-formal-validation-method-for-interlocking-or-automated-systems.html (accessed: July 23, 2012)
ProB 1.3.5 beta15, http://www.stups.uni-duesseldorf.de/ProB (accessed: July 23, 2012)
Abrial, J.-R.: The B-Book: Assigning Programs to Meanings. CUP (1996)
Cimatti, A., Corvino, R., Lazzaro, A., Narasamdya, I., Rizzo, T., Roveri, M., Sanseviero, A., Tchaltsev, A.: Formal verification and validation of ERTMS industrial railway train spacing system. In: Madhusudan, P., Seshia, S.A. (eds.) CAV 2012. LNCS, vol. 7358, pp. 378–393. Springer, Heidelberg (2012)
Ferrari, A., Magnani, G., Grasso, D., Fantechi, A.: Model checking interlocking control tables. In: FORMS/FORMAT, pp. 107–115 (2010)
Haxthausen, A.E.: Automated generation of safety requirements from railway interlocking tables. In: Margaria, T., Steffen, B. (eds.) ISoLA 2012, Part II. LNCS, vol. 7610, pp. 261–275. Springer, Heidelberg (2012)
Heitmeyer, C.L., Kirby, J., Labaw, B.G., Archer, M., Bharadwaj, R.: Using abstraction and model checking to detect safety violations in requirements specifications. IEEE Trans. Software Eng. 24(11), 927–948 (1998)
Hoare, C.A.R.: Communicating Sequential Processes. Prentice-Hall (1985)
Isobe, Y., Moller, F., Nguyen, H.N., Roggenbach, M.: Safety and line capacity in railways – an approach in Timed CSP. In: Derrick, J., Gnesi, S., Latella, D., Treharne, H. (eds.) IFM 2012. LNCS, vol. 7321, pp. 54–68. Springer, Heidelberg (2012)
Bjørner, D.: TRain: The Railway domain - A “Grand Challenge” for Computing Science & Transportation Engineering. In: Jacquart, R. (ed.) Building the Information Society, IFIP 18th World Computer Congress, Topical Sessions, Toulouse, France, August 22-27, pp. 604–612. Kluwer (2004)
Moller, F., Nguyen, H.N., Roggenbach, M., Schneider, S., Treharne, H.: Combining event-based and state-based modelling for railway verification. Technical Report CS-12-02, University of Surrey (2012)
Moller, F., Nguyen, H.N., Roggenbach, M., Schneider, S., Treharne, H.: Railway modelling in CSP∥B: the double junction case study. In: AVOCS (2012)
Morgan, C.C.: Of wp and CSP. In: Beauty Is Our Business: A Birthday Salute to Edsger J. Dijkstra. Springer (1990)
Schneider, S., Treharne, H.: CSP theorems for communicating B machines. Formal Asp. Comput. 17(4), 390–422 (2005)
Winter, K.: Optimising ordering strategies for symbolic model checking of railway interlockings. In: Margaria, T., Steffen, B. (eds.) ISoLA 2012, Part II. LNCS, vol. 7610, pp. 246–260. Springer, Heidelberg (2012)
Winter, K., Robinson, N.J.: Modelling large railway interlockings and model checking small ones. In: ACSC, pp. 309–316 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Moller, F., Nguyen, H.N., Roggenbach, M., Schneider, S., Treharne, H. (2013). Defining and Model Checking Abstractions of Complex Railway Models Using CSP||B. In: Biere, A., Nahir, A., Vos, T. (eds) Hardware and Software: Verification and Testing. HVC 2012. Lecture Notes in Computer Science, vol 7857. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-39611-3_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-39611-3_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-39610-6
Online ISBN: 978-3-642-39611-3
eBook Packages: Computer ScienceComputer Science (R0)