Skip to main content

PowerVisor: A Toolset for Visualizing Energy Consumption and Heat Dissipation Processes in Modern Processor Architectures

  • Conference paper
Parallel Computing Technologies (PaCT 2013)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7979))

Included in the following conference series:

Abstract

In this paper, we present PowerVisor – a new toolset for visualizing the energy consumption and heat dissipation processes in multicore and multithreaded processors. PowerVisor uses the data on energy consumption and heat dissipation in processor’s units generated by the execution-driven processor simulator. It graphically depicts the energy consumption and heat dissipation dynamics for the applications that use the processor resources such as caches, cores and interconnects. We present the implementation of PowerVisor and describe how it can be used in research and computer architecture eduication.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report No UCB/EECS-2006-183, EECS Department, University of California, Berkeley (2006)

    Google Scholar 

  2. From a Few Cores to Many: A tera-scale Computing Research Overview (2006), ftp://download.intel.com/rssearch/platform/terascale/terascale_overview_paper.pdf

  3. Brooks, D., et al.: Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro (November/December 2000)

    Google Scholar 

  4. Brooks, D., Martonosi, M.: Dynamic Thermal Management for High-Performance Microprocessors. In: 7th Int’l Symp.High-Performance Computer Architecture, HPCA (2001)

    Google Scholar 

  5. Casazza, J.: First the Tick, Now the Tock: Intel Microarchitecture (Nahalem). Intel White Paper, http://www.intel.com/technology/architecture-silicon/next-gen/319724.pdf

  6. Sinharoy, B.: Power 7 Multicore Processor Design. Keynote given at the International Symposium on Microarchitecture (2009)

    Google Scholar 

  7. M-sim Simulator. Source code and documentation, http://www.cs.binghamton.edu/~msim

  8. Evtyushkin, D., Panfilov, P., Ponomarev, D.: CacheVisor: A toolset for visualizing shared caches in multicore and multithreaded processors. In: Malyshkin, V. (ed.) PaCT 2011. LNCS, vol. 6873, pp. 284–289. Springer, Heidelberg (2011)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Baranov, A., Panfilov, P., Ponomarev, D. (2013). PowerVisor: A Toolset for Visualizing Energy Consumption and Heat Dissipation Processes in Modern Processor Architectures. In: Malyshkin, V. (eds) Parallel Computing Technologies. PaCT 2013. Lecture Notes in Computer Science, vol 7979. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-39958-9_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-39958-9_13

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-39957-2

  • Online ISBN: 978-3-642-39958-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics