Abstract
Market data feeds present the current state of the financial market to the customers, with the demand of fast transmission and instant response. The OPRA format with the FAST protocol is one of the most widely-used formats of the market data feeds. This paper provides an accelerator based on FPGA for processing the market data feeds in OPRA format. The accelerator focuses on encoding and decoding the data feeds concerning five of the most important categories, namely categories a, d, k, q and N. Since each OPRA block may have various possibilities of components, which have different lengths, so the latency of our design varies. Under extreme conditions, the encoder portion has the minimum latency of 72 ns and the maximum latency of 424 ns, while the decoder portion has the minimum latency of 48 ns and the maximum latency of 344 ns.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Aite Group, http://www.aitegroup.com/Reports/ReportDetail.aspx?recordItemID=901
Options Price Reporting Authority, http://www.opradata.com
OPRA_Binary_Part_Spec_1.1_091912, http://www.opradata.com/specs/OPRA_Binary_Part_Spec_1.1_091912.pdf
Morris, G.W., Thomas, D.B., Luk, W.: FPGA accelerated low-latency market data feed processing. In: 17th IEEE Symposium on High Performance Interconnects, pp. 83–89. IEEE Press, New York (2009)
Pasetto, D., Lynch, K., Tucker, R., Maguire, B., Petrini, F., Franke, H.: Ultra low latency market data feed on IBM PowerENTM. J. Computer Science-Research and Development 26(3-4), 307–315 (2011)
Leber, C., Geib, B., Litz, H.: High Frequency Trading Acceleration Using FPGAs. In: 2011 International Conference on Field Programmable Logic and Applications, pp. 317–322. IEEE Press, New York (2011)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shen, X., Jiang, J., Zhou, L., Yang, T., Chen, L. (2013). A Market Data Feeds Processing Accelerator Based on FPGA. In: Xu, W., Xiao, L., Zhang, C., Li, J., Yu, L. (eds) Computer Engineering and Technology. NCCET 2013. Communications in Computer and Information Science, vol 396. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-41635-4_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-41635-4_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-41634-7
Online ISBN: 978-3-642-41635-4
eBook Packages: Computer ScienceComputer Science (R0)