Skip to main content

Characterization of Logical Effort for Improved Delay

  • Conference paper
VLSI Design and Test

Abstract

In this paper, an effort has been made to improve the delay of a gate by skewing the gates by choosing proper sizing. The expression for skewed logical effort has been derived for universal logic gates namely NOT, NAND and NOR for minimizing the delay. The validations for minimum delay through simulation was done on a chain of inverters. The improved skewed gates showed 10% - 20% delay reduction on a chain of inverters as compared with normal skewed gate, high and low skewed gates, whereas, an improvement of 20% - 25% when compared to skewed gates favoring a particular transition. All simulations are done using Spectre in Cadence environment in UMC90nm CMOS technology at 1V power supply.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Sutherland, D.H.I., Sproull, B.: Logical Effort: designing fast CMOS circuits. Morgan Kaufmann (1999)

    Google Scholar 

  2. Lasbouygues, B., Engels, S., Wilson, R., Maurine, P., Azémard, N., Auvergne, D.: Logical Effort Model Extension to Propagation Delay Representation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25(9) (September 2006)

    Google Scholar 

  3. Kabbani, A., Al-Khalili, D., Al-Khalili, A.J.: Delay analysis of CMOS gates using modified logical effort model. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(6), 937–947 (2005)

    Article  Google Scholar 

  4. Dao, H., Oklobdzija, V.G.: Application of Logical Effort Techniques for Speed Optimization and Analysis of Representative Adders. In: 35th Asilomar Conference on Signals, Systems and Computers, California, vol. 2, pp. 1666–1669 (2001)

    Google Scholar 

  5. Raghav, H.S., Maheshwari, S., Gupta, A.: A Comparative Analysis of Power & Delay Optimize Digital Logic Families for High Performance System Design. In: International Conference on Electronic Systems, NIT Rourkela, India, pp. 174–177 (2011)

    Google Scholar 

  6. Rabaey, J.M., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits: A Design Perspective, 2nd edn. Prentice-Hall, New Jersey (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Maheshwari, S., Raghav, H.S., Gupta, A. (2013). Characterization of Logical Effort for Improved Delay. In: Gaur, M.S., Zwolinski, M., Laxmi, V., Boolchandani, D., Sing, V., Sing, A.D. (eds) VLSI Design and Test. Communications in Computer and Information Science, vol 382. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-42024-5_14

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-42024-5_14

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-42023-8

  • Online ISBN: 978-3-642-42024-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics