Skip to main content

Design Issues in High Performance Fault-Tolerant Multicomputers

  • Conference paper
Fehlertolerierende Rechensysteme / Fault-Tolerant Computing Systems

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 147))

Abstract

There are a number of upcoming applications in space and defense systems which require computing with very high levels of both performance and dependability. The computer architectures generally believed to be most applicable with regard to performance requirements are highly parallel structures which make use of large numbers of processors operating concurrently. This type of highly parallel approach is cost effective in VLSI implementations where relatively inexpensive microcomputer-based nodes are implemented as a small set of custom chip-types and then replicated as many copies. For many specialized applications, these systems offer the performance of supercomputers at a fraction of their cost. There has been a large commitment of resources to the development of several promising experimental systems of this type (Ultramax, RP3, Butterfly Machine, Hypercube, Warp, Connection Machine, etc.). However, none of the parallel machines currently under development are designed to provide fault tolerance and, more generally, the level of dependability needed for many critical application environments.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Anderson, T., and P. Lee, Fault Tolerant Principles and Practice, Englewood Cliffs, NJ: Prentice Hall, 1981.

    Google Scholar 

  2. Arens, W., and Renneis, D. “A Fault Tolerant Computer For Autonomous Spacecraft,” Dig. Int. Symp. Fault-Tolerant Computing, Milan, 1983, pp. 467–470.

    Google Scholar 

  3. Avižienis, A., and J. Kelly, “Fault Tolerance by Design Diversity: Concepts and Experiments,” Computer, Aug. 1984.

    Google Scholar 

  4. Crowther, W., et. al. “The Butterfly (TM) Parallel Processor,” IEEE Computer Society, Comp. Arch. Tech. Committee Newsletter, Sept/Dec. 1985, pp. 18-65.

    Google Scholar 

  5. Hopkins, A., “FTMP — A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft,” Proc. IEEE, Vol. 66, No. 10, pp. 1221–1239, October 1978.

    Article  Google Scholar 

  6. “Hypercube Research Project MarkIII Core Engineering Notebook,” Report # JPL D-2431, Jet Propulsion Laboratory, Pasadena, CA June 1985.

    Google Scholar 

  7. “Doubting Consultant Quits Star Wars Panel”, Los Angeles Times, July 14, 1985.

    Google Scholar 

  8. Multimax Technical Summary, Encore Computer Corp., 257 Cedar Hill St., Marlborough, MA, 1987.

    Google Scholar 

  9. Rennels D., et. al., “Fault-Tolerant Computer Study” Final Report, JPL Publication 80-73, Jet Propulsion Laboratory, Pasadena, CA., February 1981.

    Google Scholar 

  10. Rennels, D. and S. Chau, “A Self-Exercising Self-Checking Memory Design,” Dig. Int. Symp. Fault-Tolerant Computing, Vienna, June 1986, pp. 358-363.

    Google Scholar 

  11. Rennels, D., “On Implementing Fault-Tolerance in Binary Hypercubes,” Dig. Int. Symp. Fault-Tolerant Computing, Vienna, June 1986, pp. 344-349.

    Google Scholar 

  12. Pfister, M. et. al, “The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture,” Proc. 1985 Int. Conf. on Parallel Processing.

    Google Scholar 

  13. Tamir, Y. and Séquin, C. H., “Self-Checking VLSI Building Blocks for Fault-Tolerant Multicomputers,” International Conference on Computer Design, Port Chester, NY, pp. 561-564 (November 1983).

    Google Scholar 

  14. Tamir, Y. and Séquin, C. H., “Design and Application of Self-Testing Comparators Implemented with MOS PLAs,” IEEE Transactions on Computers C-33(6), pp. 493–506 (June 1984).

    Article  Google Scholar 

  15. Tamir, Y. and Séquin, C. H., “Reducing Common Mode Failures in Duplicate Modules,” International Conference on Computer Design, Port Chester, NY, pp. 302-307 (October 1984.

    Google Scholar 

  16. Wensley, J., “SIFT: The Design and Analysis of a Fault-Tolerant Computer for Aircraft Control,” Proc. IEEE, Vol 66, No. 10, pp. 1240–1255, October 1978.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rennels, D.A. (1987). Design Issues in High Performance Fault-Tolerant Multicomputers. In: Belli, F., Görke, W. (eds) Fehlertolerierende Rechensysteme / Fault-Tolerant Computing Systems. Informatik-Fachberichte, vol 147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-45628-2_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-45628-2_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-18294-8

  • Online ISBN: 978-3-642-45628-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics