Skip to main content

Petri Net Dynamic Partial Reconfiguration in FPGA

  • Conference paper
Computer Aided Systems Theory - EUROCAST 2013 (EUROCAST 2013)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 8111))

Included in the following conference series:

Abstract

The rigorous digital design of embedded Application Specific Logic Controllers starts from algorithm designed with concurrent hierarchical control interpreted Petri net and then implemented into FPGA. But, there could be required to have several contexts of work mode of such device. The classic design flows includes all contexts in one control algorithm together with switching handling. The design flow proposed in this paper uses feature of dynamic partial reconfiguration of new FPGA devices. There is proposed a way of design of a top level Petri net and subnets describing particular contexts and its connections. The rules of implementation are also formed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Adamski, M., Monteiro, J.L., Fengler, W., Wendt, A.: A distributed Petri net-based discrete controller system. In: Proceedings of the Conference on Automatic Control, Control 1996, Porto, Portugal, vol. 2, pp. 777–782 (1996)

    Google Scholar 

  2. Adamski, M., Wȩgrzyn, M.: Petri nets mapping into reconfigurable logic controllers. Electronics and Telecommunications Quarterly 55(2), 157–182 (2009)

    Google Scholar 

  3. Biliński, K., Adamski, M., Saul, J., Dagless, E.: Petri-net-based algorithms for parallel-controller synthesis. IEE Proceedings – Computers and Digital Techniques 141(6), 405–412 (1994)

    Article  Google Scholar 

  4. Bukowiec, A., Adamski, M.: Synthesis of Petri nets into FPGA with operation flexible memories. In: Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012, Tallinn, Estonia, pp. 16–21 (2012)

    Google Scholar 

  5. Bukowiec, A., Wȩgrzyn, M.: Design of logic controllers for safety critical systems using FPGAs with embedded microprocessors. In: Colnaric, M., Halang, W.A., Wȩgrzyn, M. (eds.) Real-Time Programming 2004. A Proceedings Volume from the 28th IFAC/IFIP Workshop, WRTP 2004, pp. 97–102. Elsevier, Oxford (2005)

    Google Scholar 

  6. Chang, N., Kwon, W.H., Park, J.: Hardware implementation of real-time Petri-net-based controllers. Control Engineering Practice 6(7), 889–895 (1998), http://www.sciencedirect.com/science/article/pii/S0967066198000768

    Article  Google Scholar 

  7. Esparza, J., Silva, M.: On the analysis and synthesis of free choice systems. In: Rozenberg, G. (ed.) APN 1990. LNCS, vol. 483, pp. 243–286. Springer, Heidelberg (1991)

    Chapter  Google Scholar 

  8. Gniewek, L., Kluska, J.: Hardware implementation of fuzzy Petri net as a controller. IEEE Transactions on Systems, Man, and Cybernetics – Part B: Cybernetics 34(3), 1315–1324 (2004)

    Article  Google Scholar 

  9. Gomes, L., Costa, A., Barros, J., Lima, P.: From Petri net models to VHDL implementation of digital controllers. In: 33rd Annual Conference of the IEEE Industrial Electronics Society, IECON 2007, pp. 94–99. IEEE, Taipei (2007)

    Chapter  Google Scholar 

  10. Karatkevich, A.: Dynamic Analysis of Petri Net-Based Discrete Systems. LNCIS, vol. 356. Springer, Berlin (2007)

    MATH  Google Scholar 

  11. Karatkevich, A.: On macroplaces in Petri nets. In: Proceedings of IEEE East-West Design & Test Symposium, EWDTS 2008, pp. 418–422. IEEE, Lviv (2008)

    Chapter  Google Scholar 

  12. Koch, D.: Partial Reconfiguration on FPGAs. LNCIS, vol. 153. Springer, New York (2013)

    Book  Google Scholar 

  13. Kozłowski, T., Dagless, E., Saul, J., Adamski, M., Szajna, J.: Parallel controller synthesis using Petri nets. IEE Proceedings – Computers and Digital Techniques 142(4), 263–271 (1995)

    Article  Google Scholar 

  14. Łabiak, G., Adamski, M., Doligalski, M., Tkacz, J., Bukowiec, A.: UML modelling in rigorous design methodology for discrete controllers. International Journal of Electronics and Telecommunications 58(1), 27–34 (2012)

    Google Scholar 

  15. Ma, L., Xia, F., Peng, Z.: Integrated design and implementation of embedded control systems with scilab. Sensors 8(9), 5501–5515 (2008)

    Article  Google Scholar 

  16. Milik, A., Hrynkiewicz, E.: Reconfigurable logic controller, architecture, programming, implementation. In: Ciazynski, W., Hrynkiewicz, E., Klosowski, P. (eds.) Programmable Devices and Systems 2001. A Proceedings Volume from the 5th IFAC Workshop, PDS 2001, pp. 163–168. Pergamon, London (2002)

    Google Scholar 

  17. Murata, T.: Petri nets: Properties, analysis and applications. Proceedings of the IEEE 77(4), 541–580 (1989), http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=24143

    Article  Google Scholar 

  18. Nhivekar, G.S., Nirmale, S.S., Mudholker, R.: Implementation of fuzzy logic control algorithm in embedded microcomputers for dedicated application. International Journal of Engineering, Science and Technology 3(4), 276–283 (2011)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bukowiec, A., Doligalski, M. (2013). Petri Net Dynamic Partial Reconfiguration in FPGA. In: Moreno-Díaz, R., Pichler, F., Quesada-Arencibia, A. (eds) Computer Aided Systems Theory - EUROCAST 2013. EUROCAST 2013. Lecture Notes in Computer Science, vol 8111. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-53856-8_55

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-53856-8_55

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-53855-1

  • Online ISBN: 978-3-642-53856-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics