Skip to main content

Design of a Hierarchical Multiprocessor System for Multi-Level Parallel Computation

  • Conference paper
Computer Architecture

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 4))

  • 69 Accesses

Abstract

In this paper a multiprocessor system for parallel execution of programs written in some high-level language is developed. During compilation an analyzing program which considers several levels of parallelism transforms a given program into a “maximally parallel asynchronous” program. The resulting program is executed by a hierarchical processor system where each level of parallelism corresponds to a level of processing elements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. C.V. Ramamoorthy, M.J. Gonzalez: “A Survey of Techniques for Recognizing Parallel Processable Streams in Computer Programs” IEEE Transactions on Computers Vol. c-21, No. 12 Dec. 1972

    Google Scholar 

  2. A.J. Bernstein: “Analysis of Programs for Parallel Processing” IEEE Transactions on Computers Vol. EC-15 No. 5 Oct. 1966

    Google Scholar 

  3. M.J. Gonzalez, C.V. Ramamoorthy: “Parallel Task Execution in a Decentralized System” IEEE Transactions on Computers, Vol. C-21 No. 12 Dec. 1972

    Google Scholar 

  4. L.G. Tesler und H.J. Enea: “A Language Design for Concurrent Processes” AFIPS Proceedings of the Spring Joint Computer Conference 1968

    Google Scholar 

  5. Donald D. Chamberlin: “The “single-assignment” approach to parallel processing” Proceedings of the Fall Joint Computer Conference 1971

    Google Scholar 

  6. J. Swoboda: “Parallel arbeitende Rechenwerke für einen Strom von Einadreßbefehlen” Elektronische Rechenanlagen 15/3, 1973

    Google Scholar 

  7. H. Schecher: “Vorschläge für die Organisation einer flexiblen Multiprozessoranlage” Lecture Notes in Computer Science 8. GI-NTG Fachtagung Struktur und Betrieb von Rechensystemen, Braunschweig, 20.3.–22.3.1974

    Google Scholar 

  8. H. Schecher: “Erhöhung der Rechengeschwindigkeit durch Feldrechner auf der Mikroprogrammebene” Blauer Bericht Nr. 7427, TU München, Institut für Informatik

    Google Scholar 

  9. V.M. Glushkov, M.B. Ignatyev, V.A. Torgashev, V.A. Myasnikow: “Recursive Machines and Computing Technology” Proc. of IFIP Congress 1974, Stockh.

    Google Scholar 

  10. H. Anlauff: “Entwurf eines hierarchischen Multi-prozessorsystems für mehrstufige Parallelarbeit” Blauer Bericht Nr. 7428, TU München, Institut für Informatik

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1976 Springer-Verlag Berlin · Heidelberg

About this paper

Cite this paper

Anlauff, H. (1976). Design of a Hierarchical Multiprocessor System for Multi-Level Parallel Computation. In: Händler, W., Bell, R.K. (eds) Computer Architecture. Informatik-Fachberichte, vol 4. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-66400-7_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-66400-7_10

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-07761-9

  • Online ISBN: 978-3-642-66400-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics