Skip to main content

Testing of Fault-Tolerant Hardware

  • Conference paper
Fault-Tolerant Computing Systems

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 283))

  • 73 Accesses

Abstract

The problem of testing fault-tolerant redundant digital systems is investigated. In order to test redundant systems through normal voter outputs, independent control of the output of each replicated unit is required. In the past it was assumed that independent control of the output of a replicated unit requires independent control of all of its inputs. We show that partial control of inputs is actually required, and present experimental evidence that demonstrates achievement of complete testing by independently controlling only a subset of the inputs to the replicated units.

Research reported has been supported in part by the SDIO/IST Contract No. N00014-90-J-1793 managed by U.S. Office of Naval Research.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A.E. Barbour and A.S. Wojcik, “A General, Constructive Approach to Fault-Tolerant Design Using Redundancy”, IEEE Trans, on Computers, January 1989, pp. 15–29.

    Google Scholar 

  2. M. Nicolaidis, “Self-Exercising Checkers for Unified Built-in Self-Test ( UBIST)”, IEEE Trans, on Computer-Aided Design, March 1989, pp. 203–218.

    Google Scholar 

  3. C.E Stroud and A.E. Barbour, “Design for Testability and Test Generation for Static Redundancy System Level Fault-Tolerant Circuits” Intl. Test Conf., 1989, pp. 812–818.

    Google Scholar 

  4. J. von Neumann, “Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components”, Automata Studies, Annals of Mathematical Studies, Princeton University Press, 1956, pp. 43–98,

    Google Scholar 

  5. Z. Kohavi, Switching and Finite Automata Theory, McGraw Hill, 1978.

    Google Scholar 

  6. R.K. Brayton, G.D. Hachtel, C.T. McMullen and A.L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984.

    Book  MATH  Google Scholar 

  7. M.R. Garey and D.S. Johnson, Computers and Intractability A Guide to the Theory of NP-Completeness, Freeman, 1979.

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Pomeranz, I., Reddy, S.M. (1991). Testing of Fault-Tolerant Hardware. In: Cin, M.D., Hohl, W. (eds) Fault-Tolerant Computing Systems. Informatik-Fachberichte, vol 283. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-76930-6_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-76930-6_13

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-54545-3

  • Online ISBN: 978-3-642-76930-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics