Zusammenfassung
Die Bedeutung der (C)MOS-Technologien insbesondere für den größer werdenden Bereich der anwendungsspezifischen integrierten Schaltungen (ASICs) steigt ständig weiter. Es sind daher Synthese-Verfahren erforderlich, die auf die Besonderheiten dieser Technologien zugeschnitten sind.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R. Brayton. Algorithms for multi-level logic synthesis and optimization. In AS’I on Logic Synthesis and Silicon Compilation for VLSI, pages 197–248. NATO, 1986.
M. Clemens. Synthese von Komplex-Gatter-Schaltnetzen in NORA-Logik. Fortschr.-Ber. VDI Reihe 9 Nr. 80. VDI-Verlag, Düsseldorf, 1988.
J.N. Culliney. Topics in MOSFET network design. Technical Report UIUCDCS-R-77–851, Depart. Comput. Sci., Univ. Illinois, 1977.
Y.M. El-Ziq and S.Y.H. Su. Logic design automation of diagnosable MOS combinational logic networks. In Design Aut. Conf., pages 201–215, 1977.
N.F. Goncalves and H. DeMan. NORA: A racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits, 18: 261–266, 1983.
D. Gregory, K. Bartlett, A. de Geus, and G. Hachtel. SOCRATES: A system for automatically synthesizing and optimizing combinational logic. In Design Aut. Conf., pages 79–85. IEEE, 1986.
T. Ibaraki and S. Muroga. Synthesis of network with a minimum number of negative gates. IEEE Trans. On Computers, 20: 49–58, 1971
II. C. Lai and S. Muroga. Automated logic design of MOS networks. In J. T. Tou, editor, Advances in Information Systems Science, vol. 9. Plenum, New York, 1985.
H.C. Lai and S. Muroga. Design of MOS networks in single-rail input logic for incompletely specified functions. IEEE Trans. on Comput. Aid. Design, 7: 339–345, 1988.
T.K. Liu. Synthesis algorithms for 2-level MOS networks. IEEE Trans. on Computers, 24: 72–79, 1975.
K. Nakamura. Synthesis of gate-minimum multi-output two-level negative gate networks. IEEE Trans. on Computers, 28: 768–772, 1979.
K. Nakamura, N. Tokura, and T. Kasami. Minimal negative gate networks. IEEE Trans. on Computers, 21: 5–11, 1972.
B. Reusch. Generation of prime implicants from subfunctions and a unifying approach to the covering problem. IEEE Trans. on Computers, 24: 924–930, 1975.
Ch. Wolters. CMOS-Schaltnetz-Synthese mit Komplexgattern. 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1990 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wolters, C. (1990). Synthese von Komplexgatter-Schaltnetzen unter Berücksichtigung der Transistoranzahl. In: Reusch, B. (eds) Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme. Informatik—Fachberichte, vol 255. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84304-4_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-84304-4_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53163-0
Online ISBN: 978-3-642-84304-4
eBook Packages: Springer Book Archive